Analog Layout Design Engineer

Intel Corporation; Hillsboro, Northern (OR, KY); Hybrid; USD 122,000 - 173,000; Full time

Benefits offered by this job

Stock bonuses

Health benefits

Vacation

Job summary

Intel Corporation in Hillsboro, Oregon is seeking an Analog Layout Design Engineer to drive complex analog signal circuit layouts and optimization, ensuring performance, area efficiency, and reliability.

You will collaborate with analog circuit design, process technology, and package design, applying advanced floorplanning and verification practices in a hybrid work environment.

Qualifications

• Bachelor's degree or higher in Electrical/Computer Engineering or related field with 3+ years experience; or Master's with 2+ years experience.
• Experience in analog/mixed-signal layout fundamentals and DRC/verification concepts.

Responsibilities

• Design complex layouts of analog signal circuits per specifications.
• Perform design verification checks (PDN, IR drop, ESD, reliability).
• Develop floorplans, power grids, ESD structures, and bump layouts.
• Conduct floor planning and signal planning for analog/mixed-signal blocks.
• Develop analog layout methodologies to improve productivity and quality.
• Troubleshoot layout/design/toolflow issues and coordinate with teams.
• Collaborate with cross-disciplinary teams to meet requirements and tradeoffs.

Skills

Analog layout fundamentals

Cadence Virtuoso Layout Suite

Calibre / ICV DRC

CMOS technologies

Floor planning

High-voltage rules

Mismatch & parasitics awareness

EM / Electromigration awareness

Signal integrity awareness

Education

Bachelor's degree in Electrical/Computer Engineering

Master’s degree in Electrical/Computer Engineering

Tools

Cadence Virtuoso

Calibre

xtract / spef

Job description

## Job Description:**The Role and Impact**Intel is seeking a passionate and skilled **Analog Layout Design Engineer** to join our diverse and inclusive team. As a critical contributor to our design ecosystem, you will drive the creation and optimization of complex layouts for analog signal circuits, ensuring that our designs meet stringent performance, area, and reliability requirements. Your work will directly impact Intel's cutting-edge technologies, enabling the development of innovative solutions that empower businesses and transform industries.In this collaborative role, you will work with cross-functional teams, including analog circuit design, process technology, and package design, to deliver layouts that are efficient, robust, and aligned with our high standards of excellence. We welcome candidates from all backgrounds who are eager to contribute to groundbreaking advancements while expanding their expertise in layout methodologies.**What You’ll Do****Key responsibilities will include but not limited to:*** Design complex layouts of analog signal circuits based on detailed design specifications.* Conduct a comprehensive set of design verification checks, including process design rules, electron migration, voltage drop (IR), ESD, and other reliability assessments.* Develop and analyze floorplans, power grids, ESD structures, and bump layouts to meet performance and electrical requirements.* Perform floor planning and detailed signal planning for complex analog circuits, ensuring optimization for area, power, reliability, and performance.* Drive the development and implementation of innovative analog layout methodologies to improve productivity and layout quality.* Troubleshoot issues related to design, tools, flows, and methodologies utilized in analog layout design.* Collaborate closely with cross-disciplinary teams to meet design specifications, align on requirements, and negotiate layout tradeoffs.**Behavioral traits that we are looking for:*** **Collaboration:** Works effectively in team environments and seeks input from others* **Learning Agility:** Demonstrates curiosity and quickly adapts to new tools, technologies, and concepts* **Attention to Detail:** Carefully reviews work to ensure accuracy and quality* **Problem Solving:** Approaches technical challenges with structured thinking and persistence* **Accountability:** Takes ownership of assigned tasks and follows through on deliverables* **Communication:** Clearly shares ideas and asks questions when clarification is needed* **Growth Mindset:** Open to feedback and continuously improving skills**Why Join Us*** Work on cutting-edge semiconductor technologies* Learn from experienced engineers and mentors* Opportunities for career growth and technical development* Collaborative, inclusive engineering culture* Intel invests in our people and offers a complete and competitive package of benefits employees and their families through every stage of life. + See Intel Benefits for more details.## **Qualifications:**You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.**Note:****For information on Intel’s immigration sponsorship guidelines, please see****Intel U.S. Immigration Sponsorship Information****Minimum Qualifications and Experience:**Bachelor's degree or equivalent experience in Electrical Engineering, Computer Engineering, or a related field of study with 3+ years of experience. Or a Master’s degree in the same field with 2+ years experience.Your experience described above must be in the following:* Analog device and metal layout fundamentals, including analog/mixed-signal fundamentals* Cadence Virtuoso Layout Suite and Calibre/ ICV DRC for design and verification tasks* CMOS technologies and high-voltage rules* Floor planning and hierarchical layout planning for analog and mixed-signal blocks* Conducting performance verification for layouts and debug layout-related issues**Preferred Qualifications and Experience**:* Strong understanding of analog layout effects including mismatch, parasitics, IR drop, electromigration (EM), and coupling, and their impact on circuit performance* Apply best practices for common-centroid, interdigitation, and symmetry-based layouts to minimize mismatch and variation* Evaluate and mitigate process variations and gradient effects across sensitive analog blocks* Ensure robust layout through parasitic-aware design, working closely with extraction (xtract/spef) and simulation teams* Debug layout-related issues by correlating LVS, DRC, xtract, and silicon behavior* Optimize layouts for noise isolation, shielding, and signal integrity, especially in mixed-signal environmentsJoin us in shaping the future of technology. Apply today and be part of a team that's driving innovation at Intel.## Job Type:Experienced Hire## Shift:Shift 1 (United States of America)## Primary Location:US, Oregon, Hillsboro## Additional Locations:US, Texas, Austin## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustN/A## BenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.Annual Salary Range for jobs which could be performed in the US: $122,440.00-172,860.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.**Work Model for this Role**This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. \\* Job posting details (such as work model, location or time type) are subject to change.