A complete application in a minute
Tailored resume and cover letter, ready to send.
Darwin Recruitment is assisting an innovative technology partner in San Jose to recruit an AI Computing Architect. This hands-on role defines SoC and IP architectures for specialised AI hardware, bridging ML requirements with semiconductor implementations.
You will work across hardware, software, and validation teams to optimise performance, power and efficiency for next‑gen AI computing platforms. The ideal candidate has a strong background in SoC architectures, DL algorithms, and
Location: San Jose
Industry: Semiconductors, AI Computing & Advanced Hardware
Salary: Competitive, dependent on experience
We are working with an innovative technology organisation developing advanced computing solutions for artificial intelligence and machine learning applications.
They are looking to hire an experienced AI Computing Architect to contribute to the architecture and development of next-generation semiconductor technologies. This is a hands-on technical role focused on defining system-on-chip (SoC) and intellectual property (IP) architectures for specialised AI computing hardware.
The successful candidate will work at the intersection of hardware architecture, machine learning and software engineering, helping to develop and optimise hardware acceleration solutions for AI training and inference.
Working closely with cross-functional engineering teams, you will contribute to architectural decisions, performance modelling and hardware-software optimisation, ensuring that future computing platforms meet demanding performance, power and efficiency requirements.
Essential:
Required / Highly Preferred:
Beneficial:
This is an opportunity to work on technically challenging AI computing technologies, contributing to architectural decisions that shape the development of advanced hardware platforms. You will collaborate with specialists across hardware and software disciplines, helping bridge the gap between emerging machine-learning requirements and efficient semiconductor implementations.