Senior/Staff Mid-End Engineer (3D/Process Integration)

Bitdeer

Singapore

On-site

SGD 180,000 - 280,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Bitdeer is seeking a senior 3DIC packaging expert in Singapore to lead the WoW stack, TSV/hybrid-bond interface, and 3D floorplanning in collaboration with foundry and memory partners.

You will own DFM/3D design rules, coordinate thermal/thermo-mechanical analyses, and drive die-to-die sign-off before tapeout, working with OSAT, DFT, and cross-functional teams in a fast-growing environment.

Qualifications

  • BS/MS/ PhD in EE, Materials, Mechanical Eng or related field.
  • 5+ years in 3DIC / advanced-packaging / process integration with at least one product taped out.
  • Hands-on TSV and hybrid bonding and 3D stacking flows (wafer-on-wafer, chip-on-wafer, or SoIC/CoWoS).
  • Experience with foundry memory IP, OSAT handoffs, and design-kit constraints.

Responsibilities

  • Own the WoW stack definition and TSV/hybrid-bond interface with foundry and memory partner.
  • Drive 3D-aware floorplan inputs including TSV maps and die-to-die interface placement.
  • Define and close DFM and 3D design rules and conduct rule reviews.
  • Coordinate thermal and thermal-mechanical analysis and feed mitigations back to floorplan.
  • Drive 3D signoff for thermal and SI/PI across die-to-die interfaces; ensure tapeout readiness.
  • Work with DFT on 3D test strategy and ensure integration is testable.
  • Manage package/substrate co-design handoff to OSAT and track milestones.

Skills

3DIC / advanced-packaging
TSV / hybrid bonding
Cross-org collaboration
Thermal / thermal-mechanical
SI/PI at die-to-die interface

Education

BS/MS/PhD in EE, Materials, Mechanical Eng

Tools

TSMC 3DFabric
Synopsys / Cadence flows
Ansys thermal tools
OSAT packaging flow

Job description

About Bitdeer:

Bitdeer is a world-leading technology company for Bitcoin mining and AI cloud. Bitdeer is committed to providing comprehensive Bitcoin mining solutions for its customers. Apart from designing industry-leading ASIC chips and manufacturing mining rigs, the Group handles complex processes involved in computing across the value chain. This includes equipment procurement, transport logistics, datacenter design and construction, equipment management, and network and facility operations. Bitdeer also offers advanced cloud capabilities to customers with a high demand for artificial intelligence. Headquartered in Singapore, Bitdeer operates globally with a diversified 3 GW energy portfolio, and deploys Bitcoin mining and HPC datacenters in the United States, Bhutan, Norway, Canada, Malaysia, and Ethiopia.

What you'll do:
  • Own the WoW stack definition and the TSV / hybrid-bond (HB) interface — partition, bond-pad pitch/array, keep-outs, and alignment budgets — co-defined with the foundry and the memory partner.
  • Drive the 3D-aware floorplan inputs: bump/TSV/HB maps, micro-bump and ballmap planning, and die-to-die interface placement, in partnership with Physical Design.
  • Define and close DFM and 3D design rules; run design-rule and process-assumption reviews.
  • Coordinate thermal and thermal-mechanical (stress / warpage) analysis, and feed mitigations back into floorplan, power delivery, and stack choices.
  • Drive 3D signoff: thermal, SI/PI across the die-to-die interface, and known-good-stack assumptions — clean before tapeout.
  • Work with DFT on the 3D test strategy (stacked-die test access, IEEE 1838 / known-good-die & known-good-stack) so the integration is testable.
  • Manage package / substrate co-design handoff to the OSAT (outsourced): stackup, escape, assembly flow, and yield/reliability considerations.
  • Track foundry and memory-partner deliverables and milestones, surface integration risks early, and keep the stack plan aligned with the schedule
Required qualifications:
  • BS/MS/PhD in EE, Materials, Mechanical Engineering, or a related field.
  • 5+ years in 3DIC / advanced-packaging / process integration, with at least one product taken to tapeout and through assembly.
  • Direct, hands-on experience with TSV and hybrid bonding and a 3D stacking flow (wafer-on-wafer, chip-on-wafer, or SoIC/CoWoS-class).
  • Working knowledge of TSMC 3DFabric (SoIC / CoWoS / InFO) or an equivalent foundry 3D ecosystem, including the associated design kits and rule decks.
  • Solid grasp of thermal / thermal-mechanical behavior in stacked die and of SI/PI at the die-to-die interface.
  • Comfortable owning cross-organization interfaces - foundry, memory IP partner, and OSAT - and translating their constraints into actionable design inputs
Preferred qualifications:
  • Experience with DRAM-on-logic stacks, HBM-class memory integration, or high-bandwidth memory interfaces.
  • Background on AI / HPC accelerators or other high-power, high-bandwidth SoCs.
  • Familiarity with thermal/mechanical tools (e.g., Ansys) and 3D physical/signoff flows (Synopsys / Cadence).
  • Exposure to stacked-die test and yielddebug.
  • Experience standing up a 3D-integration methodology on a small team - comfortable being the first/only specialist in the room.
Why this role:
  • You own a genuinely hard, defining problem on the chip - not a slice of someone else's flow.
  • Direct line to the foundry and memory partner; your decisions set the stack.
  • Early-team seniority with room to shape the 3D methodology and grow the function.
What you will experience working with us:
  • A culture that values authenticity and diversity of thoughts and backgrounds;
  • An inclusive and respectable environment with open workspaces and exciting start-up spirit;
  • Fast-growing company with the chance to network with industrial pioneers and enthusiasts;
  • Ability to contribute directly and make an impact on the future of the digital asset industry;
  • Involvement in new projects, developing processes/systems;
  • Personal accountability, autonomy, fast growth, and learning opportunities;
  • Attractive welfare benefits and developmental opportunities such as training and mentoring.

--------------------------------------------------------------------

Bitdeer is committed to providing equal employment opportunities in accordance with country, state, and local laws. Bitdeer does not discriminate against employees or applicants based on conditions such as race, colour, gender identity and/or expression, sexual orientation, marital and/or parental status, religion, political opinion, nationality, ethnic background or social origin, social status, disability, age, indigenous status, and union.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior/Staff Front-End Engineer (SOC)
Senior/Staff Front-End Engineer (SOC)

Bitdeer Group • Singapore

On-site
SGD 80,000 - 100,000
Attractive welfare benefits
Personal accountability and autonomy
Developmental opportunities like training and mentoring
DFT Engineer/Leader
DFT Engineer/Leader

Bitdeer (NASDAQ: BTDR) • Singapore

On-site
SGD 120,000 - 170,000
Diversity culture
Open workspaces
Mentorship & training
Senior Physical Design Engineer
Senior Physical Design Engineer

Bitdeer Group • Singapore

On-site
SGD 80,000 - 120,000
Attractive welfare benefits
Training and mentoring opportunities
Staff / Principal Advanced Packaging Engineer
Staff / Principal Advanced Packaging Engineer

Bitdeer (NASDAQ: BTDR) • Singapore

On-site
SGD 180,000 - 240,000
Welfare benefits
Training and mentoring
Senior/Staff Mid-End Engineer (STA/Synthesis)
Senior/Staff Mid-End Engineer (STA/Synthesis)

Bitdeer • Singapore

On-site
SGD 110,000 - 170,000
Training and mentoring
Open workspaces
Competitive benefits
+2
Senior/Staff Front-End Design Engineer (RISC-V)
Senior/Staff Front-End Design Engineer (RISC-V)

Bitdeer Group • Singapore

On-site
SGD 70,000 - 90,000
Attractive welfare benefits
Training and mentoring opportunities
System Performance Modeling Engineer/Architect
System Performance Modeling Engineer/Architect

Bitdeer (NASDAQ: BTDR) • Singapore

On-site
SGD 120,000 - 180,000
Senior/Staff Design Verification Engineer (SOC)
Senior/Staff Design Verification Engineer (SOC)

Bitdeer (NASDAQ: BTDR) • Singapore

On-site
SGD 80,000 - 120,000
Attractive welfare benefits
Developmental opportunities such as training and mentoring
Senior/Staff Front-End Engineer (RTL Design)
Senior/Staff Front-End Engineer (RTL Design)

Bitdeer (NASDAQ: BTDR) • Singapore

On-site
SGD 120,000 - 180,000
Welfare benefits
Training & mentoring
Senior/Staff Design Verification Engineer
Senior/Staff Design Verification Engineer

Bitdeer Group • Singapore

On-site
SGD 90,000 - 150,000
Attractive welfare benefits
Training and mentoring opportunities
Inclusive work environment