Senior Silicon Design Engineer (STA)

Advanced Micro Devices; Singapore; On-site; SGD 60,000 - 80,000; Full time

Job summary

A leading semiconductor company is seeking a motivated engineer in Singapore for Static Timing Analysis (STA). You will develop timing models, engage with teams to establish characterizations, and ensure the quality of timing models. Candidates should possess a solid understanding of MOSFET characteristics and have experience with circuit simulators. The role welcomes new graduates and offers training.

Benefits

Training for new graduates

Comprehensive benefits package

Qualifications

• Solid understanding of transistor level circuit design.
• Ability to communicate effectively with teams.
• Self-motivated to continuously develop skills.

Responsibilities

• Develop timing models for advanced technology nodes.
• Engage with teams to meet timing requirements.
• Maintain timing model databases.

Skills

Understanding of MOSFET electrical characteristics

Experience with transistor level circuit simulators

Familiarity with Linux environment

Ability to learn modeling formats

Communication with stakeholders

Education

Bachelor's or Master's degree in computer engineering/Electrical Electronics Engineering

Tools

HSPICE

SPECTRE

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

THE ROLE:

We are looking forfor a gifted and motivated engineer to join the team in Singapore to support and enable Static Timing Analysis (STA) in our designs.

Static Timing Analysis (STA) compliments the functional simulation and is a method to validate the timing performance of a design. The STA tool breaks down the design into timing paths, calculates the signal propagation delay along each path, then checks for timing violations within and at interfaces of the design. With STA as part of the design flow, both functionality and timing can be signed off with confidence.

The main responsibilities of this role include timing characterization using state-of-the-art EDA tools, to develop and perform quality checks on these models before consumption for timing analysis at higher levels. The macros that require timing characterization will include both traditional mixed signal circuits and complex standard cells. These timing models will enable hierarchical STA runs that significantly boosts timing verification coverage. The engineer will work as part of a team in close cooperation with the design automation team to develop and enhance the characterization and regression platforms. In this highly visible role, the engineer will be working on multi disciplines, with the critical impact on getting functional products to market quickly.
Job Description

KEY RESPONSIBILITIES:

• Responsible for developing timing models (NLDM, CCS and LVF) for advanced technology nodes mixed signal circuits and complex standard cells.
• Responsible for working with various stakeholders (design, layout and STA team) to tune stop cell hierarchy level and to enable timing characterization.
• Responsible for developing and updating quality check utilities to ensure quality of timing models.
• Engage with various teams to understand new STA requirements.
• Maintenance of the timing model databases.
• Evaluate best in class EDA tools and flow in the industry

PREFERRED EXPERIENCE:

• Have a solid understanding of MOSFET electrical characteristics and experience with transistor level circuit simulators, such as HSPICE and SPECTRE.
• Understanding of layout at the transistor level to effectively work with the mask design team. Familiarity with reviewing DRC and LVS results an added plus.
• Understanding or an ability to learn a wide variety of industry standard modeling formats including Liberty (CCS, NLDM and LVF), Verilog, LEF, Milkyway, NDM, CLIB and SPICE.
• Familiar with working in Linux environment, load sharing concepts (such as LSF) and version control (such as ICM) an added plus
• Experience designing or a solid understanding of standard cell architectures, including state retaining elements like latches and flops is an advantage.
• New colleague graduates are welcomed. Training will be provided.

• Cooperate and communicate well with the various stakeholders.
• Be self-motivated to continuously develop skills and accept a variety of responsibilities as a part of contributing to the design center’s success
• Demonstrate a positive attitude and respect for all members of the team
• Be willing to iteratively improve designs and repeatedly attempt to develop solutions to difficult problems.

ACADEMIC CREDENTIALS:

• Bachelors orMastersdegree in computer engineering/Electrical Electronics Engineering

LOCATION:

Singapore

#LI-JL1

#LI-Hybrid

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.