Enable job alerts via email!

Physical Chip Design Engineer (Senior)

SUNLUNE (SINGAPORE) PTE. LTD.

Singapore

On-site

SGD 80,000 - 120,000

Full time

21 days ago

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Start fresh or import an existing resume

Job summary

A leading company in the semiconductor industry is seeking a Senior Physical Chip Design Engineer to enhance low-power, high-performance chip design processes. The successful candidate will be responsible for overseeing full-chip physical design workflows, from floor planning to sign-off, driving innovation in power efficiency while mentoring junior engineers. This is an excellent opportunity for a seasoned professional with substantial experience and educational qualifications to make a significant impact.

Qualifications

  • Minimum 7-8 years of experience in full-chip physical design.
  • Proven experience with advanced semiconductor technologies (12nm and below).
  • Experience in designing low-power and high-performance chips.

Responsibilities

  • Lead development and optimization of low-power physical design workflows.
  • Oversee floor planning and place-and-route management.
  • Conduct power distribution network analysis to minimize losses.

Skills

Power integrity
Signal integrity
Timing closure
Problem-solving

Education

Bachelor's degree in Electronics, Electrical Engineering, or Computer Science
Master's or Ph.D. in a relevant field

Tools

Synopsys IC Compiler
Cadence Innovus
Static Timing Analysis tools

Job description

We are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This role requires a deep understanding of advanced semiconductor technologies and the proven ability to oversee full-chip physical design workflows from floor planning to signoff. The ideal candidate will be responsible for driving innovation in power efficiency and performance while ensuring the successful tape-out of complex integrated circuits.

Key Responsibilities:

  • Lead the development and optimization of low-power physical design workflows to enhance energy efficiency.
  • Oversee full-chip floor planning and place-and-route management to ensure optimal performance, power, and area utilization.
  • Architect and optimize power distribution networks to maintain power integrity and minimize losses, conducting thorough power grid analysis.
  • Drive timing closure efforts, collaborating with cross-functional teams to meet challenging performance targets.
  • Take ownership of power integrity and signal integrity signoff, performing necessary analysis and optimizations.
  • Lead comprehensive design rule checks (DRC) and layout versus schematic (LVS) verifications to ensure design compliance and correctness.
  • Utilize and optimize industry-standard physical design tools such as Synopsys IC Compiler, Cadence Innovus, or equivalent.
  • Leverage strong ing and programming skills (Perl, TCL, Python, C++) to automate tasks and improve design efficiency.
  • Mentor and provide technical guidance to junior physical design engineers.

Qualifications:

  • Bachelor's degree or higher in Electronics, Electrical Engineering, Computer Science, or a related field. Advanced degrees (Master's or Ph.D.) are advantageous.
  • Minimum 7-8 years of hands-on experience in full-chip physical design with a strong focus on low-power and high-performance chip design.
  • Proven experience with advanced semiconductor technologies (12nm and below) and successful tape-out processes.
  • Strong expertise in full-chip floor planning, place-and-route methodologies, and physical verification (DRC and LVS).
  • In-depth knowledge of power network design, IR drop analysis, and timing closure principles and methodologies.
  • Proficiency in using industry-standard physical design tools such as Synopsys IC Compiler, Cadence Innovus, or equivalent.
  • Hands-on experience with Static Timing Analysis (STA) tools.
  • Proficient in ing and programming languages, including Perl, TCL, Python, and C++.
  • Strong problem-solving skills, attention to detail, and excellent communication and leadership abilities.
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.