Integration Design Engineer

Lattice Semiconductor Corp.; Manila; On-site; PHP 1,800,000 - 3,000,000; Full time

Job summary

Lattice Semiconductor Corp. in Manila, Philippines seeks an Integration Design Engineer to join the Silicon Integration Team. You will integrate various IPs to form a fullchip, ensuring models, checks, and simulations align with SW and Verification requirements.

The role emphasizes density-specific IPs, fullchip flows, and collaboration across Architecture, SW, IP, and Physical Design teams. A strong Verilog/SystemVerilog background and FPGA/CPLD experience are essential.

Qualifications

• BS or MS in Electronics/Computer/Electrical Engineering.
• At least 5 years of proven in-depth experience in Custom and Digital Design Implementation.
• Expertise in Verilog and SystemVerilog is a must.
• Experience in FPGA/CPLD design and integration is a plus.
• Solid understanding of Custom Design Flow, Semiconductor principles, and transistor-level analysis.
• Knowledge in DFT flow and ATPG generation is an advantage.

Responsibilities

• Design engineer will generally be responsible for the integration of different IPs to build the fullchip.
• Collaborate with Architecture, SW, IP Design, and Physical Design Teams to generate fullchip logical floorplan.
• Generate fullchip behavioral model by integrating IP models aligned to the floorplan and SW/Verification needs.
• Deliver fullchip synthesized netlist and fullchip schematics.
• Perform flows and checks such as elaboration, synthesis, timing, power and performance analysis.
• Work with teams to debug and resolve issues.
• Conduct EMIR, NetERC, PDN extraction, SSO simulations, and ESD checks.

Skills

Verilog/SystemVerilog

RTL design

DFT knowledge

Scripting knowledge

Education

Bachelor’s/Master’s in Electronics/Computer/Electrical Engineering

Tools

Cadence Virtuoso

Xcelium

Genus

Innovus

Tempus

Perl

TCL

Shell

Python

Job description

Integration Design EngineerLike most websites, we use cookies and similar technologies to enhance user experience and analyze web traffic. By clicking “Accept” you agree to our **Cookie Policy**. You can manage your cookie settings for this website by clicking “Cookie settings”.# Join the FPGA Leader## Integration Design EngineerApply: Manila, Philippines: Full time: Posted 2 Days Ago: End Date: January 31, 2027 (30+ days left to apply): R-103499# **Lattice Overview**There is energy here...energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.**Job Description:****Job Summary:**The position is for Integration Design Engineer at Lattice Semiconductor (PH) Corp. The design engineer will be part of the Silicon Integration Team and will mainly be responsible for the integration of different IPs to build the chip utilizing both custom and digital design flows.**Accountabilities:*** Design engineer will generally be responsible for the integration of different IPs to build the fullchip. This extends to the delivery of all the corresponding models, views and collaterals to different functional teams and the completion of all the required checks and simulations for sign-off.* Collaborate with Architecture, SW, IP Design, and Physical Design Teams to generate fullchip logical floorplan. Generate fullchip behavioral model by integrating the various IP models in alignment to the logical floorplan and the requirements of SW and Verification teams. Responsibility extends to the delivery of fullchip synthesized netlist and fullchip schematics.* Design and implement (custom and digital) density-specific IPs (such as clock networks) and sectors (group of IPs) suitable for fullchip integration. Perform all flows and checks such as elaboration/compilation, synthesis, equivalence, DFT, timing closure (spice simulation and/or STA), power and performance analysis.* Work closely with other functional teams to debug and resolve issues* Perform fullchip tapeout-gating audits such as Electromigration and IR drop (EMIR) Analysis, Netlist Electrical Rule Checks (NetERC), Power Distribution Network (PDN) Extraction, Simultaneously Switching Outputs (SSO) simulations, and ESD checks.**Required Skills:*** BS or MS in Electronics/Computer/Electrical Engineering* At least 5 years of proven in-depth experience in Custom and Digital Design Implementation. Expertise in Verilog and System Verilog is a must.* Experience in FPGA/CPLD design and integration is a plus.* Solid understanding of the following: + Custom Design Flow - Semiconductor principles and transistor-level analysis - Industry standard tools for schematic and layout Entry (Cadence Virtuoso) - Characterization, performance, and power simulations (spice is preferred) + Digital Design Flow - RTL coding and verification - Lint Check, Elaboration/Compilation, Synthesis, Equivalence Check, SDC, and STA using industry standard tools (Xcelium, Genus, Innovus, Tempus) - Knowledge in DFT flow and ATPG generation is an advantage. - undefined - Experience in IP and Fullchip functional verification is a plus. - undefined - Experience in coding/scripting (Perl, TCL, Shell, Skill, Phyton)**Additional Information:**This position requires a successful background and reference checks and satisfactory proof of your right to work in:PhilippinesLattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry. Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our FPGA, CPLD and programmable power management devices help our customers unlock their innovation, visit www.latticesemi.com. You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.