Staff R&D Software Engineer – RTL Restructuring & Transformation

Synopsys, Inc.

Dadri

On-site

INR 1,800,000 - 3,200,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Synopsys, Inc. in India seeks a passionate software engineer for the RTL Architect team. You will design and develop advanced RTL analysis, restructuring, and optimization technologies, applying strong C/C++ and object-oriented design to deliver high-quality, high-performance tools used in EDA.

Work with product teams to add features, mentor junior engineers, and drive reliable, scalable software. The role emphasizes collaboration, continuous learning, and innovation in a fast-paced R&D

Qualifications

  • Strong proficiency in C/C++ and object-oriented design.
  • 4 to 10 years of experience in EDA Software development.
  • Solid understanding of data structures, graphs, and algorithms.
  • Expertise in RTL design methodologies (Verilog, SystemVerilog, VHDL).
  • Deep knowledge of synthesis and optimization concepts in EDA.
  • Hands-on familiarity with AI productivity tools such as cursor and GitHub Copilot.

Responsibilities

  • Designing and developing advanced RTL analysis, restructuring, and optimization technologies within RTL Architect.
  • Implementing efficient algorithms and data structures to enhance quality of results (QoR) and performance of architectural exploration tools.
  • Collaborating with product teams to integrate new features and support customer-driven requirements.
  • Utilizing AI productivity tools such as cursor and GitHub Copilot to accelerate development cycles and improve code quality.
  • Conducting rigorous testing and validation of software modules to ensure reliability and scalability.
  • Mentoring and guiding junior engineers, fostering a culture of innovation and technical excellence.

Skills

C/C++
Object-oriented design
Data structures & algorithms
RTL design methodologies
Synthesis concepts
AI productivity tools

Job description

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a passionate and experienced software engineer who thrives in a collaborative, fast-paced environment. You bring a deep understanding of C/C++, object-oriented programming, and complex data structures, coupled with a robust foundation in RTL design methodologies and synthesis concepts. Your hands-on experience with large-scale software systems enables you to deliver high-quality, high-performance solutions that make a tangible impact on end users. You enjoy tackling challenging problems, applying analytical thinking to drive innovation, and leveraging AI productivity tools to enhance your workflow. With a strong desire to learn and stay ahead of emerging technologies, you are eager to explore new domains and contribute to groundbreaking advancements in EDA. You are comfortable working independently, guiding junior peers, and engaging with cross-functional teams to achieve common goals. Above all, you value inclusivity, clear communication, and continuous improvement, and you are motivated by opportunities to shape the next generation of chip design tools.

What You’ll Be Doing:
  • Designing and developing advanced RTL analysis, restructuring, and optimization technologies within RTL Architect.
  • Implementing efficient algorithms and data structures to enhance quality of results (QoR) and performance of architectural exploration tools.
  • Collaborating with product teams to integrate new features and support customer-driven requirements.
  • Utilizing AI productivity tools such as cursor and GitHub Copilot to accelerate development cycles and improve code quality.
  • Conducting rigorous testing and validation of software modules to ensure reliability and scalability.
  • Mentoring and guiding junior engineers, fostering a culture of innovation and technical excellence.
The Impact You Will Have:
  • Strengthen Synopsys’ leadership in RTL-driven architectural exploration through delivery of advanced restructuring and optimization technologies.
  • Directly improve product quality and customer productivity, enabling faster time-to-market for leading semiconductor companies.
  • Drive wider adoption of RTL Architect by enhancing user experience and delivering measurable value.
  • Reduce downstream implementation risk for customers by enabling early architectural exploration and QoR convergence.
  • Support long-term business growth by contributing to strategic technology initiatives and product innovation.
  • Foster a collaborative and inclusive engineering environment that empowers team members to achieve their best.
What You’ll Need:
  • Strong proficiency in C/C++ and object-oriented design principles.
  • 4 to 10 years of experience in EDA Software development
  • Solid understanding of data structures, graphs, and algorithms.
  • Expertise in RTL design methodologies (Verilog, SystemVerilog, VHDL).
  • Deep knowledge of synthesis and optimization concepts in EDA.
  • Experience working on large, complex software systems with a focus on quality and performance.
  • Hands-on familiarity with AI productivity tools such as cursor and GitHub Copilot.
Who You Are:
  • Analytical thinker and creative problem solver.
  • Self-driven with the ability to work independently and take initiative.
  • Collaborative team player who enjoys mentoring others.
  • Excellent communicator, able to convey technical concepts clearly.
  • Adaptable and eager to learn new technologies and methodologies.
  • Committed to fostering an inclusive and innovative work environment.
The Team You’ll Be A Part Of:

You will join a dynamic R&D team focused on advancing RTL analysis, restructuring, and optimization technologies within RTL Architect. This team enables early architectural exploration and QoR convergence, helping customers make informed design decisions and reduce downstream implementation risk. Our collaborative culture emphasizes technical excellence, continuous learning, and impactful innovation, empowering each member to drive meaningful change in the EDA industry.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

#TPG

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

R&D Engineer, Sr Engineer (C/C++, Data structures, Algorithm, FPGA)
R&D Engineer, Sr Engineer (C/C++, Data structures, Algorithm, FPGA)

Synopsys Inc • Bengaluru

On-site
INR 1,200,000 - 1,800,000
SoC RTL Design - Sr Staff
SoC RTL Design - Sr Staff

Synopsys, Inc. • Dadri

On-site
INR 3,200,000 - 6,000,000
R&D Engineer, Sr Engineer (C/C++, Data structures, Algorithm, FPGA)
R&D Engineer, Sr Engineer (C/C++, Data structures, Algorithm, FPGA)

Synopsys, Inc. • India

On-site
INR 1,500,000 - 2,100,000
Health insurance
Applications Engineering, Sr Staff Engineer
Applications Engineering, Sr Staff Engineer

Synopsys, Inc. • Dadri

On-site
INR 3,500,000 - 5,000,000
Applications Engineering, Sr Staff Engineer
Applications Engineering, Sr Staff Engineer

Synopsys Inc • Dadri

On-site
INR 1,500,000 - 2,500,000
Comprehensive health benefits
Financial benefits
Wellness programs
Engineering, Principal Engineer
Engineering, Principal Engineer

Synopsys, Inc. • Bengaluru

On-site
INR 3,000,000 - 6,000,000
ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys Inc • Bengaluru

On-site
INR 4,000,000 - 6,000,000
Health benefits
Senior Research and Development Engineer - Embedded Software and FPGA
Senior Research and Development Engineer - Embedded Software and FPGA

Synopsys India Pvt Ltd • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Engineering, Principal Engineer
Engineering, Principal Engineer

Synopsys Inc • Bengaluru

On-site
INR 3,000,000 - 5,000,000
Comprehensive health benefits
Wellness programs
RandD Engineering Sr Engineer
RandD Engineering Sr Engineer

Synopsys Inc • Khordha

On-site
INR 900,000 - 1,400,000