Sr Formal Verification Engineer

Bayasystems; Bengaluru; On-site; INR 6,75,000 - 9,00,000; Full time

Job summary

A visionary semiconductor startup in Bengaluru is seeking a formal verification engineer to develop test plans and collaborate on micro-architecture specifications. The ideal candidate should have strong skills in System Verilog, experience with formal verification tools, and scripting abilities. This position offers competitive compensation, performance incentives, and equity options.

Benefits

Performance incentives

Equity

Qualifications

• Strong proficiency in System Verilog/Verilog.
• Good scripting abilities with Python or Perl.
• Hands-on experience with formal verification tools.

Responsibilities

• Develop detailed formal verification test plans.
• Identify key logic components for design correctness.
• Implement formal verification models and detect bugs.
• Develop and maintain scripts to enhance FV productivity.

Skills

System Verilog/Verilog

Python

Perl

Formal verification tools

Tools

Synopsys VCFormal

Cadence JasperGold

Job description

Baya Systems is inspired by thebaya bird , also known as theweaver . Baya birds weave very unique and intricate hanging nests from different materials. The nests are robust and safe while being extremely lightweight and efficient.

Baya is a fast-moving Series B startup built by serial entrepreneurs with a vision to accelerate intelligent computing in the emerging chiplet era. We focus on software-driven, unified fabric solutions for single-die and multi-die systems. We design and license disruptive intellectual property for use in semiconductor chips, with software development platforms to simplify the design process and reduce the time to market for complex System-on-Chip (SoC) and multi-chiplet systems. This enables our partners to innovate and deliver compelling solutions for data center, infrastructure, AI, Automotive, and Edge IoT markets. We are looking for energetic and dedicated individuals share our passion for enabling innovation and excellence in the semiconductor industry that empowers game-changing products and services!

Develop detailed formal verification (FV) test plans based on design specifications and collaborate with design teams to refine micro-architecture specifications.

Identify key logic components and critical micro-architectural properties essential for ensuring design correctness.

Implement formal verification models, abstractions, assertions, and utilize assertion-based model checking to detect corner-case bugs.

Apply complexity reduction techniques using industry-standard EDA tools or academic formal verification tools to achieve proof convergence or sufficient depth.

Develop and maintain scripts to enhance FV productivity and streamline verification processes.

Assist design teams with the implementation of assertions and formal verification testbenches for RTL at unit/block levels.

Participate in design reviews and collaborate with design teams to optimize design quality and performance, power, area (PPA) metrics based on formal analysis feedback.

Strong proficiency in System Verilog/Verilog.

Good scripting abilities with Python or Perl.

Preferred Experience:

Hands-on experience with formal verification tools such as Synopsys VCFormal and Cadence JasperGold.

Experience with both bug hunting and static proof verification techniques.

Familiarity with automating formal verification workflows within a CI/CDenvironment.

Compensation:

• Salary commensurate with experience
• Performance incentives
• Equity

Create a Job Alert

Interested in building your career at Baya Systems? Get future opportunities sent straight to your email.

Apply for this job

*

indicates a required field

First Name *

Last Name *

Preferred First Name

Email *

Phone *

Resume/CV *

Enter manually

Accepted file types: pdf, doc, docx, txt, rtf

Enter manually

Accepted file types: pdf, doc, docx, txt, rtf

Education

School * Select...

Degree * Select...

Select...

Select...

Start date year *

End date month * Select...

End date year *

LinkedIn Profile *

Website

Are you comfortable working onsite in the Bengaluru, India office (Whitefield) ? * Select...

Please detail your Hands-on experience with formal verification tools such as Synopsys VCFormal and Cadence JasperGold. *

Please describe your background as it relates to:Experience with both bug hunting and static proof verification techniques.Familiarity with automating formal verification workflows within a CI/CDenvironment. *