Silicon Senior RTL Engineer, Google Cloud

Google; Bengaluru; On-site; INR 4,000,000 - 7,000,000; Full time

Job summary

Google Cloud is seeking a Silicon Senior RTL Engineer in Bengaluru to drive microarchitecture and RTL implementation of complex IPs for data center accelerators. You will own modules, collaborate with DV, physical design, and architecture teams, and influence PPA, timing, and power through robust design techniques.

With 8 years in ASIC/SoC and Verilog/SystemVerilog, you will mentor juniors and contribute to scalable TPU hardware features powering Google's AI workloads.

Qualifications

• Bachelor's degree or equivalent practical experience.
• 8 years of experience in ASIC/SoC development with Verilog/SystemVerilog.
• Experience in micro-architecture and design of IPs and subsystems.
• Experience in ASIC design verification, synthesis, timing/power analysis, and DFT.

Responsibilities

• Own microarchitecture and implementation of complex IPs and subsystems.
• Take ownership of RTL implementation and quality checks of one or more modules.
• Contribute to design methodology, libraries, debug, code review with DV and physical design teams.
• Identify and drive Power, Performance and Area (PPA) improvements for modules owned.
• Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.

Skills

ASIC/SoC RTL expertise

Mentoring/leadership

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science

Tools

Verilog/SystemVerilog

Job description

Silicon Senior RTL Engineer, Google Cloud

Google, Bengaluru, Karnataka, India

Mid

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 8 years of experience in Application-Specific Integrated Circuit/System on a chip (ASIC/SoC) development with Verilog/SystemVerilog.
• Experience in micro-architecture and design of IPs and subsystems.
• Experience in ASIC design verification, synthesis, timing/power analysis, and Design for Testing (DFT).

Preferred qualifications:

• Experience with programming languages (e.g., Python, C/C++ or Perl).
• Experience in SoC designs and integration flows.
• Knowledge of arithmetic units, processor design, accelerators, bus architectures, fabrics/NoC or memory hierarchies.
• Knowledge of high performance and low power design techniques.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

In this role, you will be part of a team developing SoCs used to accelerate Machine Learning (ML) computation in data centers. You will solve technical problems with innovative and practical logic solutions, and evaluate design options with complexity, performance, power and area in mind. You will collaborate with members of architecture, verification, power and performance, physical design etc., to specify and deliver high quality designs for next generation data center accelerators.

Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

• Own microarchitecture and implementation of complex IPs and subsystems.
  
• Take ownership of RTL implementation and quality checks of one or more modules.
  
• Contribute to design methodology, libraries, debug, code review in coordination with other IPs Design Verification (DV) teams and physical design teams.
  
• Identify and drive Power, Performance and Area (PPA) improvements for the modules owned.
  
• Participate in synthesis, timing/power closure, and FPGA/silicon bring-up.
  

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.