Senior Memory circuit design verification engineer

Micron Technology

Hyderabad

On-site

INR 800,000 - 1,200,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Micron Technology in Hyderabad, India is seeking a verification engineer to take ownership of full chip gate level designs. Responsibilities include guiding verification efforts, conducting simulations, and developing methodologies in collaboration with an experienced international team. The ideal candidate will possess a Bachelor's or Post Graduate Degree in Electronics Engineering, along with strong skills in Verilog simulations and good communication abilities. This role offers a unique chance to influence verification processes while working with cutting-edge technology.

Qualifications

  • Experience in SystemVerilog and PLI coding.
  • Experience in UVM Test Bench.
  • Experience in DRAM, SRAM, or other memory related fields.
  • Experience in timings analysis Setup/Hold.
  • Experience using AI-assisted tools for verification productivity.

Responsibilities

  • Guide direction for verification effort in projects.
  • Provide verification support through simulation and analysis.
  • Develop test cases to increase functional coverage.
  • Participate in developing verification methodologies.
  • Collaborate on developing new verification flows.
  • Maintain test benches and run regressions.
  • Identify verification pain points for AI automation.

Skills

Good communication skills
Exposure to gate level simulations
Analytical capability for complex CMOS designs
Proficient with Verilog simulations

Education

Bachelors or Post Graduate Degree in Electronics Engineering

Job description

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Unique Opportunities
  • Complete ownership of verification and end to end analysis of sophisticated full chip gate level custom designs with advanced low power and power management technologies spread across multiple categories such as DDR5, LPDDR5, DDR6 and LPDDR6 that can operate at high speeds of up to 9600MT/s.
  • Collaborate closely with design and verification team members spread across the globe, many of whom have decades of experience in memory design.
  • Work on multi-functional tasks that can widen your skills.
Responsibilities
  • Guide and set the direction for the verification effort within your areas of expertise in any project that the team undertakes.
  • Provide verification support to design projects by simulating, analyzing, and debugging pre-silicon full chip designs.
  • Develop Test cases/Stimulus to increase the functional coverage for all DRAM and emerging memory architectures and features.
  • Participate in developing verification methodology and verification environments for sophisticated products.
  • Co-work with international colleagues on developing new verification flows to take on the challenges in design.
  • Develop and maintain test benches and test vectors using simulation tools and run regressions for coverage analysis and improvements.
  • Ability to identify verification pain points suitable for AI-based automation and collaborate with cross‑functional teams to deploy scalable solutions.
Core Requirements
  • Good communication skills and ability to work well in a team
  • Exposure to gate level simulations (with delays) and Logic schematic analysis
  • Analytical capability for complex CMOS and/or gate level circuit designs
  • Proficient with Verilog simulations
Qualifications & Skills
  • Experience in SystemVerilog, PLI coding
  • Experience in UVM Test Bench
  • Experience in DRAM, SRAM or other memory related fields
  • Experience in timings analysis Setup/Hold and critical data path timing analysis
  • Experience using AI-assisted tools to improve verification productivity, with a strong emphasis on correctness, validation, and responsible use of enterprise-approved AI systems
Education

Bachelors or Post Graduate Degree in Electronics Engineering or related engineering field required

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Memory circuit design verification engineer
Senior Memory circuit design verification engineer

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 900,000 - 1,500,000
Senior Memory Circuit Design Verification Engineer
Senior Memory Circuit Design Verification Engineer

Micron Technology, Inc • Hyderabad

On-site
INR 800,000 - 1,500,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
Principal Engineer - Memory Circuit Design Verification
Principal Engineer - Memory Circuit Design Verification

Micron Technology • Hyderabad

On-site
INR 1,500,000 - 2,000,000
Engineer, DEG Mobile DRAM Verification
Engineer, DEG Mobile DRAM Verification

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 1,000,000 - 1,500,000
SR ENGINEER, DDEG Design Methodology
SR ENGINEER, DDEG Design Methodology

Micron Technology, Inc • Hyderabad

On-site
INR 2,000,000 - 3,200,000
SR ENGINEER, DDEG Design Methodology
SR ENGINEER, DDEG Design Methodology

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 1,800,000 - 2,400,000
Lead Principal Engineer, Design Verification
Lead Principal Engineer, Design Verification

Micron Technology • Hyderabad

On-site
INR 1,200,000 - 1,500,000
Principal Engineer - Memory Circuit Design Verification
Principal Engineer - Memory Circuit Design Verification

Micron Technology, Inc • Hyderabad

On-site
INR 2,000,000 - 3,000,000
AMS Verification with Memory
AMS Verification with Memory

leadIC Design Pvt Ltd • Hyderabad

On-site
INR 600,000 - 1,200,000
MANAGER, DDEG DESIGN METHODOLOGY
MANAGER, DDEG DESIGN METHODOLOGY

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 1,500,000 - 2,000,000