Product Application Engineer - Run-Time Reconfiguration

AMD

Hyderabad

On-site

INR 1,800,000 - 2,400,000

Full time

9 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

AMD is seeking a Technical Marketing Engineer for the AMD-AECG group to drive Run-Time Reconfiguration flows within the Vivado Design Suite for FPGA and Adaptive SoC products. You will maintain IP, enable advanced use cases, and translate customer feedback into product capabilities.

The role requires collaboration across global teams, strong communication, and the ability to manage multiple priorities in a fast-paced environment. Experience with AI-assisted design is advantageous.

Qualifications

  • Strong knowledge of the complete FPGA design flow and Vivado tool suite.
  • Hands-on experience with Run-Time Reconfiguration or similar modular design methodologies.
  • Understanding of design partitioning, module reuse, incremental compilation, and preservation-based implementation flows.
  • Expertise in System-on-Chip (SoC) development.
  • Experience applying AI/ML technologies in design, automation, debug, or agentic engineering workflows.
  • Demonstrated ability to analyze and solve complex system-level technical challenges, independently or with customers.
  • Excellent written, verbal, and presentation communication skills.
  • Proven ability to collaborate with geographically distributed teams.

Responsibilities

  • Define best-in-class development flows, features, and methodologies for Run-Time Reconfiguration across AMD FPGA, Zynq, and Adaptive SoC tools and libraries.
  • Drive Run-Time Reconfiguration, design partitioning, module-level reuse, and compile-time reduction methodologies from feature specification through validation.
  • Maintain and enhance Run-Time Reconfiguration IP and tool flows to support advanced customer use cases.
  • Collaborate with Engineering, Product Planning, Sales, and customers to define and deliver innovative tool features.
  • Provide technical expertise to field teams and customers by developing training materials, tutorials, application notes, and user guides.
  • Communicate complex technical concepts clearly to internal stakeholders and customers, including architecture, implementation tradeoffs, and design recommendations.
  • Gather and analyze customer and field feedback, identify opportunities for new features and product improvements, and work with Planning and Engineering teams to drive implementation.

Skills

FPGA design flow
Run-Time Reconfiguration
SoC development
AI/ML integration
Cross-functional collaboration
Vivado proficiency

Tools

Vivado

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.
At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.
AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

THE ROLE

The Technical Marketing Engineer for AMD-AECG is an adaptable, self-motivated individual who drives the Vivado and next-generation tool product roadmap to best serve customer needs. This role is responsible for feature specification, planning, validation, documentation, early training materials, and key customer support. Technical Marketing works closely with Product Planning, R&D, Applications Engineering, and top-tier customers to improve the FPGA and Adaptive SoC design process and enable next-generation designs and methodologies. The environment is fast-paced, global, and focused on emerging technologies.

THE PERSON

The successful Technical Marketing Engineer plays a critical role in defining, planning, and supporting Run-Time Reconfiguration (RTR) flows in the Vivado Design Suite for AMD FPGA and Adaptive SoC products. This includes maintaining Run-Time Reconfiguration Intellectual Property (IP), enabling advanced use cases that reduce compile time, ensuring compliance with PCI Express standards, and driving the next generation of the Vivado tool roadmap.
This individual understands customer requirements and pain points across Run-Time Reconfiguration, design partitioning, module reuse, and preservation-based incremental compilation flows, and translates those insights into innovative product capabilities. The ability to manage multiple priorities and collaborate across global teams is essential. We operate with an agentic, AI-first mindset and expect team members to actively incorporate AI into how they work.

Key Responsibilities
  • Define best-in-class development flows, features, and methodologies for Run-Time Reconfiguration across AMD FPGA, Zynq, and Adaptive SoC tools and libraries.
  • Drive Run-Time Reconfiguration, design partitioning, module-level reuse, and compile-time reduction methodologies from feature specification through validation.
  • Maintain and enhance Run-Time Reconfiguration IP and associated tool flows to support advanced customer use cases.
  • Collaborate with Engineering, Product Planning, Sales, and customers to define and deliver innovative tool features.
  • Provide technical expertise to field teams and customers by developing training materials, tutorials, application notes, and user guides.
  • Communicate complex technical concepts clearly to internal stakeholders and customers, including architecture, implementation tradeoffs, and design recommendations.
  • Gather and analyze customer and field feedback, identify opportunities for new features and product improvements, and work closely with Planning and Engineering teams to drive implementation.
Preferred Experience
  • Strong knowledge of the complete FPGA design flow and Vivado tool suite.
  • Hands-on experience with Run-Time Reconfiguration or similar modular and reconfigurable design methodologies.
  • Understanding of design partitioning, module reuse, incremental compilation, and preservation-based implementation flows.
  • Expertise in System-on-Chip (SoC) development.
  • Experience applying AI/ML technologies, including AI-assisted design, automation, debug, or agentic engineering workflows.
  • Demonstrated ability to analyze and solve complex system-level technical challenges, both independently and in collaboration with strategic customers.
  • Excellent written, verbal, and presentation communication skills.
  • Proven ability to collaborate effectively with geographically distributed, cross-functional teams.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Requirements:

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Product Application Engineer - Debug
Product Application Engineer - Debug

AMD • Hyderabad

On-site
INR 4,000,000 - 6,500,000
Senior FPGA IP Design Engineer
Senior FPGA IP Design Engineer

AMD • Hyderabad

On-site
INR 2,500,000 - 4,500,000
FPGA Design Verification and validation Engineer
FPGA Design Verification and validation Engineer

Advanced Micro Devices • Hyderabad

On-site
INR 2,500,000 - 4,000,000
AMD benefits
Embedded/IP Product Application Engineer
Embedded/IP Product Application Engineer

AMD • Hyderabad

On-site
INR 900,000 - 1,300,000
IP/Sub-system/System development and validation Engineer
IP/Sub-system/System development and validation Engineer

Advanced Micro Devices, Inc. • Hyderabad

On-site
INR 3,500,000 - 6,500,000
Embedded/IP Product Application Engineer
Embedded/IP Product Application Engineer

Advanced Micro Devices • Hyderabad

On-site
INR 1,500,000 - 2,500,000
Sr. RTL Design Engineer
Sr. RTL Design Engineer

AMD • Bengaluru

On-site
INR 1,400,000 - 2,000,000
AMD benefits at a glance
Software Development Engineer
Software Development Engineer

AMD • Hyderabad

On-site
INR 1,200,000 - 2,000,000
Competitive salary
Diversity and inclusion support
Career advancement opportunities
RTL Design Engineer
RTL Design Engineer

Advanced Micro Devices, Inc. • Hyderabad

On-site
INR 1,800,000 - 3,000,000
AMD benefits
STA Engineer - EDA/CAD Flow : Software Development Engineer
STA Engineer - EDA/CAD Flow : Software Development Engineer

AMD • Hyderabad

On-site
INR 1,200,000 - 1,800,000