Principal STA Engineer

Analog Devices

Kolkata District

On-site

INR 3,500,000 - 6,500,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Analog Devices, a global semiconductor leader, seeks a senior STA/Timing engineer to lead timing closure across multi-mode, multi-corner designs. You will drive convergence, set up constraints, and mentor design teams to achieve sign-off in complex nodes.

Ideal candidates have extensive experience with Primetime or equivalent tools, strong ASIC timing knowledge, and a track record of leading SOC sign-off on multiple projects, within a dynamic global environment.

Qualifications

  • 12+ years of relevant experience after a Bachelor or Master of Engineering in Electrical/Electronic/VLSI.
  • Led at least 2 SOCs as SOC Sign-off lead with solid expertise in Primetime or similar timing tools.
  • Good understanding of ASIC Physical Design/DFT and timing convergence.
  • Deep knowledge of Ultra Submicron issues, Variation aware/Aging design sign-off, CTS/clock distribution.
  • Experience with timing ECO flows and feedback to implementation teams.

Responsibilities

  • Set up, convergence, reviews and sign-off for multi-mode/multi-corner timing designs at Partition/Sub-system/FC levels.
  • Drive convergence by influencing APR and design stakeholders.
  • Develop/cleanup constraints and provide feedback to implementation teams.

Skills

SOC sign-off lead
timing closure
debugging
automation scripting

Education

B.E./B.Tech or M.E./M.Tech in Electrical/Electronic/VLSI

Tools

Primetime
Synopsys/Cadence tools

Job description

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

Job Description
  • STA setup, convergence, reviews and sign-off for Multi-Mode and Multi-corner Multi voltage domain designs. Timing analysis, and timing closure at Partition/Sub-system/FC level.
  • Driving Convergence by influencing APR, Design teams stakeholders
  • Familiar with Constraint development and clean up.
  • Good understanding of different CTS strategies and providing the feedback to Implementation Team.
  • Good at Timing ECO Implementation strategy development/convergence. Should have an experience in enabling the Tweaker/Prime Time based ECO flows.
  • Work on Automation scripts with in STA tools for Methodology development.
  • Excellent debugging skills in implementation issues and ability to come up with creative solutions.
  • Evaluate multiple timing methodologies/tools on different designs and technology nodes.
  • Familiar with digital design Implementation RTL to GDSII: Synopsys/Cadence tools.
  • Familiar with LVF/POCV variation formats and understanding of deep sub-micron topics especially 28nm and below technology nodes.
  • Hands-on experience on timing closure industry standard high speed interfaces like DDR, PCIE, HBM, D2D.
Qualifications
  • 12+ Years of relevant Experience After a Bachelor or Master of Engineering degree in Electrical/ Electronic/VLSI Engineering or related field.
  • Must have led at least 2 SOCs in the capacity of SOC Sign-off lead especially. Solid Expertise in Primetime or Similar timing tools.
  • Good understanding of overall ASIC Physical Design/DFT, Tools and implication on Timing Convergence.
  • Must have in-depth understanding of relevant areas of Library / Memory / Other collaterals and dependencies on STA.
  • Must understand Ultra Submicron issues, Variation aware/Aging Aware Design Sign-off. Must understand CTS/Other clock Distribution methodologies well.
  • Teamwork, flexibility and ability to thrive in a dynamic environment are very important.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except U.S. Citizens, U.S. Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal STA Engineer
Principal STA Engineer

Analog Devices, Inc. • Bengaluru

On-site
INR 3,500,000 - 7,000,000
Principal Physical Design Engineer
Principal Physical Design Engineer

Analog Devices India Pvt Ltd • Bengaluru

On-site
INR 3,500,000 - 6,000,000
Principal Synthesis, STA Engineer
Principal Synthesis, STA Engineer

1550 India PDC • Karnataka

On-site
INR 4,000,000 - 6,000,000
ASIC Design and STA Engineer
ASIC Design and STA Engineer

Clarus Advisers • Hyderabad

On-site
INR 1,800,000 - 3,200,000
Lead STA / Timing analysis Design Engineer
Lead STA / Timing analysis Design Engineer

AMD • Bengaluru Urban

On-site
INR 4,000,000 - 6,200,000
Senior Digital Design Engineer
Senior Digital Design Engineer

Analog Devices • Bengaluru

On-site
INR 4,000,000 - 7,000,000
STA(Static Timing Analysis) Engineer
STA(Static Timing Analysis) Engineer

Capgemini Engineering • Bengaluru

On-site
INR 1,500,000 - 2,000,000
Staff Engineer, Design Verification Engineering
Staff Engineer, Design Verification Engineering

Analog Devices, Inc. • Hyderabad

On-site
INR 1,800,000 - 3,600,000
Senior Digital Design Engineer
Senior Digital Design Engineer

1550 India PDC • Bengaluru

On-site
INR 4,000,000 - 7,000,000
Principal Engineer, Physical Design
Principal Engineer, Physical Design

Analog Devices, Inc. • Bengaluru

On-site
INR 4,500,000 - 7,000,000