Lead RTL design Engineer

Advanced Micro Devices

Bengaluru

On-site

INR 4,000,000 - 6,000,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

AMD benefits at a glance

Job summary

AMD Bengaluru is seeking a Lead RTL Design Engineer to own SoC design, integration, and power/verification efforts across IPs. The role requires coordinating with IP development, verification, front-end integration, and physical design teams through the SoC development cycle.

The ideal candidate has 8+ years of Verilog RTL experience, strong knowledge of AXI/PCIe, UPF/low-power methodologies, STA, and scripting skills.

Qualifications

  • 8+ years of SoC Design and Verilog RTL development experience.
  • BE/B.Tech/ME/M.Tech in ECE/EEE or equivalent.
  • Strong understanding of SoC integration and architecture.
  • Experience with AXI and PCIe protocols.
  • Familiarity with UPF and low-power methodologies; STA.
  • Proficient in scripting languages (Tcl, Perl, Ruby, Shell).
  • Knowledge of formal verification techniques and tools.

Responsibilities

  • SoC-level design and integration.
  • Integration of IPs, SoC fabric, voltage crossings, clock crossings, resets, fuses, and I/O.
  • RTL design and coding for SoC logic.
  • SoC power design and power implementation activities.
  • Static verification including RTL lint, CDC (Clock Domain Crossing), RDC (Reset Domain Crossing), Power checks, Connectivity checks.
  • Debugging simulation and integration issues spanning multiple IPs in collaboration with verification teams.
  • Supporting top-level synthesis and collaborating with physical design teams for full-chip implementation. Leading one of the design domains (integration, power, CDC/RDC, connectivity, etc.).

Skills

Verilog RTL development
SoC integration
AXI & PCIe protocols
UPF & low-power methodologies
STA
Physical design interaction
Scripting (Tcl, Perl, Ruby, Shell)
Formal verification techniques

Education

BE/B.Tech/ME/M.Tech (ECE/EEE or equivalent)

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

Lead RTL Design Engineer

Role

As part of the SoC Design team, the engineer has technical responsibility for SoC design and integration efforts involving both AMD and third-party IPs. The role works closely with IP development, verification, front-end integration, and physical design teams throughout the SoC development cycle.

Key Responsibilities
  • SoC-level design and integration.
  • Integration of IPs, SoC fabric, voltage crossings, clock crossings, resets, fuses, and I/O.
  • RTL design and coding for SoC logic and features.
  • SoC power design and power implementation activities.
  • Static verification including:
    • RTL Lint
    • CDC (Clock Domain Crossing)
    • RDC (Reset Domain Crossing)
    • Power checks
    • Connectivity checks
  • Debugging simulation and integration issues spanning multiple IPs in collaboration with verification teams.
  • Supporting top-level synthesis and collaborating with physical design teams for full-chip implementation. Leading one of the design domains (integration, power, CDC/RDC, connectivity, etc.).
Required Skills
  • Verilog RTL development in CPU, SoC, or ASIC environments.
  • Strong understanding of:
    • SoC integration
    • SoC architecture
    • System interconnect protocols such as AXI and PCIe
  • Experience with:
    • UPF and low-power methodologies
    • Static timing analysis (STA)
    • Physical design interaction and implementation requirements
  • Familiarity with scripting languages such as Tcl, Perl, Ruby, or Shell.
  • Knowledge of formal verification techniques and tools.
Personal Attributes
  • Self-driven and able to work independently.
  • Strong written and verbal communication skills.
  • Strong problem-solving capability.
Experience & Education
  • 8+ years of SoC Design and Verilog RTL development experience.
  • BE/B.Tech/ME/M.Tech (ECE/EEE or equivalent).
  • .
  • #LI-SR5

Benefits offered are described: AMD benefits at a glance

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead RTL design Engineer
Lead RTL design Engineer

AMD • Bengaluru

On-site
INR 4,000,000 - 8,000,000
Lead RTL design Engineer
Lead RTL design Engineer

AMD • Bengaluru Urban

On-site
INR 3,500,000 - 5,500,000
AMD benefits at a glance
RTL Design Lead - IP Design
RTL Design Lead - IP Design

AMD • Bengaluru Urban

On-site
INR 4,500,000 - 7,000,000
Principal Cache RTL Design - CPU Team
Principal Cache RTL Design - CPU Team

AMD • Bengaluru

On-site
INR 2,500,000 - 4,000,000
Lead Silicon Design Engineer - RTL
Lead Silicon Design Engineer - RTL

AMD • Hyderabad

On-site
INR 3,500,000 - 6,000,000
RTL Design Lead - CPU Team
RTL Design Lead - CPU Team

Advanced Micro Devices • Bengaluru

On-site
INR 1,500,000 - 2,500,000
Comprehensive health coverage
Senior RTL design engineer - SOC Intergration
Senior RTL design engineer - SOC Intergration

AMD • Hyderabad

On-site
INR 1,800,000 - 2,800,000
Low Power Design Engineer (RTL)
Low Power Design Engineer (RTL)

Advanced Micro Devices • Hyderabad

On-site
INR 1,500,000 - 2,800,000
AMD benefits at a glance
Principal Cache RTL Design - CPU Team
Principal Cache RTL Design - CPU Team

AMD • Bengaluru Urban

Hybrid
INR 4,000,000 - 7,000,000
AMD benefits at a glance
RTL Design Engineer – FPGA High-Speed Connectivity IP
RTL Design Engineer – FPGA High-Speed Connectivity IP

AMD • Hyderabad

On-site
INR 1,800,000 - 2,400,000