Director, Silicon Logical Design

Graphcore; Bengaluru; On-site; INR 3,500,000 - 5,500,000; Full time

Job summary

Graphcore is seeking an experienced engineering leader to drive the design and development of complex, high-performance SoCs for next-generation AI acceleration platforms. The role combines strong technical expertise with people leadership and engineering execution to guide decisions, build teams and deliver silicon solutions.

The SoC Design team collaborates with architecture, verification, DFT and physical design throughout the silicon lifecycle, from microarchitecture to sign-off.

Qualifications

• 18+ years of experience in ASIC/SoC design and development with leadership responsibilities.
• Proven experience leading engineering teams through multiple complex SoC tapeouts with end-to-end ownership.
• Strong expertise in digital design, microarchitecture, RTL development, and complex SoC integration.
• In-depth knowledge of Verilog/SystemVerilog, SoC interconnect protocols and clock/reset architectures.
• Experience with synthesis, timing analysis, CDC/RDC, low-power design and physical implementation considerations.

Responsibilities

• Provide technical leadership for microarchitecture, RTL design and SoC integration, guiding decisions across performance, power and area.
• Lead engineering execution and delivery of complex SoC designs, aligning with milestones and tapeout schedules.
• Drive design quality and implementation readiness including CDC/RDC and timing closure.
• Collaborate with architecture, verification, DFT and physical design teams to resolve complex technical challenges.
• Identify and manage technical risks, resources and cross-functional dependencies for project success.
• Build, lead and develop a high-performing engineering team through coaching and performance management.
• Drive continuous improvement in design methodologies and engineering processes.
• Represent the design team in technical reviews and cross-functional discussions.

Skills

ASIC/SoC design

Engineering leadership

Team management

Project planning

Cross-functional collaboration

Education

Degree in Electronic Engineering, Computer Science or related

Tools

Verilog/SystemVerilog

Job description

Job Summary

Our team is at the forefront of the artificial intelligence revolution, enabling innovators from all industries and sectors to expand human potential with technology. The availability of specialised artificial intelligence compute will be a decisive factor in AI’s rate of progress. Graphcore allows innovators to go further, faster. What we do really makes a difference.

We are looking for an experienced engineering leader to drive the design and development of complex, high-performance SoCs for next-generation AI acceleration platforms.

The role combines strong technical expertise with people leadership and engineering execution, requiring the ability to guide technical decisions, build high-performing teams and deliver high-quality silicon solutions.

The Team

The SoC Design team is responsible for the RTL design, development and integration of critical subsystems within Graphcore’s AI acceleration platforms.

The team works closely with architecture, verification, DFT and physical design teams throughout the silicon development lifecycle, from microarchitecture through implementation and sign-off.

Responsibilities and Duties

• Provide technical leadership for microarchitecture, RTL design and SoC integration, driving design decisions and trade-offs across functionality, performance, power and area.
• Lead engineering execution and delivery of complex SoC designs, ensuring alignment with project milestones, quality objectives and tapeout schedules.
• Drive design quality and implementation readiness, including CDC/RDC, synthesis, timing closure and physical implementation considerations.
• Collaborate with architecture, verification, DFT and physical design teams to resolve complex technical challenges and ensure successful silicon delivery.
• Identify and manage technical risks, resource requirements and cross-functional dependencies to ensure effective project execution.
• Build, lead and develop a high-performing engineering team through coaching, mentoring, performance management and talent development.
• Drive continuous improvement in design methodologies, engineering processes and team productivity.
• Represent the design team in technical reviews, project planning and cross-functional discussions, ensuring alignment with broader engineering objectives.

Candidate Profile

Essential:

• Degree in Electronic Engineering, Computer Science or a related discipline with 18+ Years of experience
• Extensive experience in ASIC/SoC design and development, including technical leadership and engineering management.
• Proven experience leading engineering teams through multiple complex SoC tapeouts, with end-to-end ownership of design execution and delivery.
• Strong expertise in digital design, microarchitecture, RTL development and complex SoC integration.
• In-depth knowledge of Verilog/SystemVerilog, SoC interconnect protocols and clock/reset architectures.
• Good understanding of synthesis, static timing analysis, CDC/RDC, low-power design and physical implementation considerations.
• Demonstrated ability to manage technical risks, schedules, resources and cross-functional dependencies across complex silicon development programs.
• Proven experience in building, managing and developing high-performing engineering teams.
• Strong technical judgement, problem-solving and decision-making skills.
• Excellent communication, stakeholder management and collaboration skills, with experience working across globally distributed teams.

Desirable

• Experience in high-performance, multicore or AI accelerator SoC development.
• Experience with advanced process technologies and physically aware RTL design.
• Knowledge of DFT methodologies, low-power design and multi-voltage domain integration.
• Experience with multi-die or chiplet-based SoC architectures.
• Knowledge of high-speed interfaces such as PCIe, DDR and Ethernet.
• Experience in silicon bring-up, post-silicon debugging and ECO implementation.

Experience driving engineering methodology improvements and design automation