Design Methodology – Principal DRAM Power Integrity Engineer

Micron

New Delhi

On-site

INR 3,000,000 - 7,000,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Micron Technology, Inc. seeks an experienced EMIR/PDN analyst to lead full‑chip EM/IR validation and PDN studies across DRAM designs. You will standardize methodologies, run vectorless and pattern-based IR‑drop analyses, and drive root‑cause fixes with routing and layout teams.

You will collaborate with global design groups, utilize RedHawk/Totem, and develop automation dashboards to monitor trends and signoff readiness.

Qualifications

  • Master’s degree in electrical or computer engineering.
  • 8–14 years of experience in PDN/Power Integrity/EMIR analysis for advanced semiconductor or SoC designs.
  • Hands-on experience with Ansys RedHawk or Totem for full-chip EM/IR verification and PDN analysis.
  • Expertise in vectorless and dynamic/pattern-based IR-drop analysis.
  • Ability to identify root causes of IR-drop issues and translate results into fixes.
  • Experience performing SoC/chip-level EMIR signoff and supporting tapeouts.
  • Understanding of PDN interactions with timing, layout, and power architecture.

Responsibilities

  • Develop and standardize EMIR methodology across DRAM products.
  • Perform EM/IR and PDN analysis using industry tools; identify root causes and provide recommendations.
  • Leverage AI-based tools and automation frameworks for PDN analysis.
  • Maintain EMIR flow from netlist prep to silicon correlation and reporting.
  • Collaborate with design, timing, physical implementation, architecture, modeling, and verification teams.
  • Document Best Known Methods for consistency and cross-team correlation.
  • Develop and maintain dashboards to track EMIR results and signoff progression.

Skills

EMIR analysis
PDN analysis
Ansys RedHawk/Totem
AI/automation for PDN
Python/Tcl scripting
Make/automation frameworks
end-to-end EMIR flow

Education

Master’s degree in EE/CE

Tools

Ansys RedHawk
Totem

Job description

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Key Responsibilities
  • Develop and standardize EMIR methodology that applies consistently across all DRAM products, ensuring alignment, repeatability, and high-quality analysis outcomes
  • Perform static and dynamic EM/IR and PDN analysis using RedHawk or Totem or other industry‑standard tools; identify root‑cause issues such as high‑resistance segments, insufficient via density, and decap deficiencies, and provide clear, actionable recommendations to design and layout teams.
  • Actively leverage AI‑based tools, agentic workflows, and automation frameworks for effective Power-delivery-network (PDN) analysis.
  • Maintain a strong understanding of the full EMIR flow—from netlist preparation, extraction, simulation, and debug to reporting and silicon correlation—and ensure accurate evaluation across operating modes and temperatures.
  • Partner across design, timing, physical implementation, architecture, modeling, and verification teams to understand real switching behavior, develop worst‑case vectors, and standardize analysis expectations across global teams.
  • Collaborate with cross-geographical teams and also EDA tool vendors to evaluate and improve EMIR methodologies, and document Best Known Methods (BKMs) to enhance consistency and correlation across DRAM teams.
  • Develop and maintain dashboards to track EMIR results, monitor trends, and support signoff progression for multiple designs.
Qualifications
  • Master’s degree in electrical or computer engineering.
  • 8 - 14 years of experience in PDN / Power Integrity / EMIR analysis for advanced semiconductor or SoC designs.
  • Deep hands‑on experience with Ansys RedHawk or Totem for full‑chip EM/IR verification and PDN analysis, including setup, scenario creation, debug, and root‑cause analysis.
  • Expertise in vectorless and dynamic/pattern‑based IR‑drop analysis, with strong ability to interpret current behavior, switching activity, and voltage‑sensitivity trends.
  • Proven ability to identify root causes of IR‑drop issues—including switching activity, grid resistance, parasitics, routing topology—and translate analysis results into actionable design or layout fixes.
  • Experience performing SoC‑level or chip‑level EMIR signoff and supporting tapeouts.
  • Solid understanding of PDN interactions with circuit timing/margin, layout topology, and chip‑level power architecture.
  • Ability to understand the full end‑to‑end design flow, including RTL, floorplanning, routing, extraction, EMIR, STA, and silicon correlation.
  • Familiarity with Make or similar automation frameworks for EMIR rollups.
  • Hands‑on experience with low‑power, multi‑voltage, power‑off, or mixed‑signal designs.
  • Experience in chip‑level IR/EM analysis and driving closure across multi‑functional teams.
Preferred Qualifications
  • Experience with power‑modeling or current‑source modeling flows (e.g., CPM).
  • Scripting skills in Python/Tcl for automation and data analysis.
  • Experience in improving EMIR/PI analysis flows or methodology.
  • Knowledge of PnR or STA tools (FusionCompiler, PrimeTime).
  • Background in circuit design with SPICE experience.
  • Exposure to or strong interest in AI/ML-assisted design flows, agentic AI or advanced automation in circuit design and verification.
  • Familiarity with memory‑product power behavior (DRAM/SRAM/NAND).
About Micron Technology, Inc.

We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich life for all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Methodology – Principal DRAM Power Integrity Engineer Hyderabad, Telangana, India Posted 10 hours ago
Design Methodology – Principal DRAM Power Integrity Engineer Hyderabad, Telangana, India Posted 10 hours ago

Micron Technology, Inc • Hyderabad

On-site
INR 4,000,000 - 7,000,000
Medical, dental and vision plans
Robust paid time-off program
Paid holidays
Design Methodology – Senior / Staff DRAM Power Integrity Engineer
Design Methodology – Senior / Staff DRAM Power Integrity Engineer

Micron Technology • Hyderabad

On-site
INR 1,500,000 - 2,000,000
Design Methodology – Senior / Staff DRAM Power Integrity Engineer
Design Methodology – Senior / Staff DRAM Power Integrity Engineer

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 800,000 - 1,400,000
Design Methodology – Principal DRAM Power Integrity Engineer
Design Methodology – Principal DRAM Power Integrity Engineer

Micron Technology, Inc • Hyderabad

On-site
INR 800,000 - 1,500,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Staff Engineer , Analog Design
Staff Engineer , Analog Design

1840 Micron Tech. OP India LLP • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Design Methodology – Senior / Staff DRAM Power Integrity Engineer
Design Methodology – Senior / Staff DRAM Power Integrity Engineer

Micron Technology, Inc • Hyderabad

On-site
INR 1,200,000 - 1,800,000
Engineer, DDEG Design Methodology
Engineer, DDEG Design Methodology

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 1,200,000 - 1,800,000
Member of Technical Staff , Memory Design
Member of Technical Staff , Memory Design

1840 Micron Tech. OP India LLP • New Delhi

On-site
INR 8,000,000 - 12,000,000
Member of Technical Staff , Memory Design
Member of Technical Staff , Memory Design

Micron • New Delhi

On-site
INR 6,000,000 - 12,000,000
Senior DRAM RTL design engineer
Senior DRAM RTL design engineer

Micron • New Delhi

On-site
INR 3,000,000 - 5,000,000