ASIC Emulation Engineer / Technical Leader

Cisco Systems, Inc

Bengaluru

On-site

INR 3,500,000 - 6,000,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Cisco Systems, Inc in Bengaluru is seeking a senior engineer to define, design and develop emulation environments for complex networking ASICs. You will build and optimize emulation workflows using C/C++, TCL, and Python, collaborating with design and DV teams to validate ASICs in pre-silicon stages.

You'll work with emulation platforms (Veloce/Palladium/Zebu) and contribute to verification flows, test plans, and debugging across pre-silicon environments.

Qualifications

  • Bachelor's degree with 8+ years of related experience or Master's degree with 6+ years.
  • Hands-on emulation platforms experience (Veloce/Palladium/Zebu) and related compilation/debug/performance testing.
  • Proficiency in SystemVerilog/Verilog for Emulation infrastructure development.
  • Strong knowledge of C/C++, scripting, and ASIC design & verification flows.
  • RTL development for Emulation prototypes.
  • System debugging using gdb, waveform debuggers.

Responsibilities

  • Define, design and develop emulation environments for complex, large-scale networking ASICs.
  • Develop emulation infrastructure using C/C++ and TCL, Python.
  • Develop and test various emulation flows; contribute to ASIC verification.
  • Collaborate with design and hardware teams to verify ASIC in emulation and bring-up.
  • Coordinate with DV, power, and post-silicon diagnostic teams.
  • Assist with test plan design, implementation, and debugging in pre-silicon emulation.
  • Create tests to generate complex traffic and performance scenarios to catch post-silicon issues.

Skills

C/C++
SystemVerilog/Verilog
Python
TCL
ASIC verification
Debugging

Education

Bachelor's degree
Master's degree

Tools

Veloce
Palladium
Zebu

Job description

Job Description:


Define, design and develop emulation environments needed for complex, large scale networking ASICs. Develop the emulation env, build netlists and use the same to speed up the development cycle and find potential ASIC issues during pre-silicon phase Work with leading emulation vendors to troubleshoot issues.


What You’ll Do:


Develop state-of-the-art emulation environments that will be used to evaluate the performance and functionality of multi-terabit systems


Developing emulation infrastructure using C/C++ and TCL, Python etc


Developing and testing various emulation flows and contributing to different aspect of ASIC verification for bug free Silicon


Collaborate closely with the design team and the hardware team to verify the ASIC in emulation and during ASIC bring up


Work closely with the design, DV, power, and post-silicon diagnostic teams


Assist with test plan design, test implementation, and debugging during the pre-silicon emulation process


Develop tests to generate complex traffic, performance scenarios to catch potential post Silicon issues during Pre-Silicon phase.


Minimum Qualifications:



  • Bachelors + 8 years of related experience, or Masters + 6 years of related experience.


  • Design Emulation background with hands-on experience with emulation platforms like Veloce/Palladium/Zebu as well as experience with compilation, debug, performance testing


  • Fluent in System Verilog or Verilog to work on the Emulation infrastructure development work


  • In-depth knowledge of C/C++, scripting, as well as ASIC design and verification flow


  • Expertise in RTL development for Emulation prototypes


  • System debug experience using tools like gdb, waveform debuggers.



Preferred Qualifications:



  • Strong hands-on experience with scripting programs (e.g., Python, Perl or similar)


  • Strong communication skills and ability to work as a team


  • Post Silicon functional validation or debugging experience is a plus


  • Knowledge of protocols like PCIe, I2C, Ethernet.


  • Good interpersonal skills, and validated leadership to accurately describe issues/improvements and lead team for on-time completion.

  • Excellent communication skills both verbal and written


Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.


Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.


We are Cisco, and our power starts with you.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Emulation Engineer / Technical Leader
ASIC Emulation Engineer / Technical Leader

Cisco • Bengaluru

On-site
INR 1,500,000 - 2,500,000
ASIC Design Verification Engineer - 5 years to 13Years - Bangalore
ASIC Design Verification Engineer - 5 years to 13Years - Bangalore

Cisco Systems, Inc • Bengaluru

On-site
INR 900,000 - 1,400,000
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 4,000,000 - 9,000,000
Leader, ASIC Engineering | RTL, Datapath, Network Processing Unit
Leader, ASIC Engineering | RTL, Datapath, Network Processing Unit

Cisco • Bengaluru

On-site
INR 5,000,000 - 12,000,000
Title: ASIC Design Verification Engineer | UVM | Exp 8+ Years
Title: ASIC Design Verification Engineer | UVM | Exp 8+ Years

Cisco Systems, Inc. • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Title: ASIC Design Engineer | Exp 8+ Years
Title: ASIC Design Engineer | Exp 8+ Years

Cisco Systems, Inc. • Bengaluru

On-site
INR 1,500,000 - 2,500,000
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years
ASIC Verification Technical Leader | Verilog, System Verilog, Testbench, UVM | Exp - 10+ years

Cisco Systems, Inc. • Bengaluru

On-site
INR 3,500,000 - 5,500,000
ASIC Design Engineer | Exp 8+ Years
ASIC Design Engineer | Exp 8+ Years

Cisco • Bengaluru

On-site
INR 1,200,000 - 1,800,000
Leader, ASIC Engineering | RTL, Datapath, Network Processing Unit
Leader, ASIC Engineering | RTL, Datapath, Network Processing Unit

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 600,000 - 1,200,000
ASIC Design Verification Engineer | UVM | Exp 8+ Years
ASIC Design Verification Engineer | UVM | Exp 8+ Years

Cisco • Bengaluru

On-site
INR 1,200,000 - 2,000,000