ASIC DFT DV Engineer || System Verilog, UVM || JTAG, MBIST || Exp : 8+ years

Cisco

Hyderabad

On-site

INR 2,500,000 - 4,500,000

Full time

7 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cisco Hyderabad is seeking an experienced DFT Verification Engineer to lead test planning and develop test benches for advanced silicon validation. You will collaborate with RTL, design, and PD teams to ensure robust DFT implementations and post-silicon validation.

The role requires 8+ years in DFT verification, SystemVerilog testbench development, and proficiency with DVE/Verdi; scripting in Tcl/Python/Perl is needed. Join Cisco’s CHG team in a dynamic hardware environment.

Qualifications

  • Bachelor's or Master's Degree in Electrical or Computer Engineering required with 8+ years of experience.
  • Experience in developing detailed test plans and test benches for DFT verification.
  • Prior experience in test planning based on complex design specification.
  • Prior experience in testbench development using System Verilog.
  • Debugging experience using DVE/Verdi.
  • Scripting skills: Tcl, Python/Perl.

Responsibilities

  • Work with Front-end RTL teams and backend physical design teams to understand chip architecture and drive high-quality DFT verification.
  • Develop thorough test planning and test benches to verify DFT architecture supporting ATE screening, in-system test, and diagnostics.
  • Collaborate with design/verification and PD teams to enable integration and validation of test logic across implementation and post-silicon validation flows.
  • Contribute to innovative hardware DFT and test strategy for new silicon models, bare die, and stacked die; drive reusable test methods.
  • Craft solutions and debug efficiently across the verification lifecycle.

Skills

DFT verification
Test planning
SystemVerilog
Debugging
Python
Tcl
Verdi/DVE

Education

Bachelor's or Master's Degree in Electrical or Computer Engineering

Tools

SystemVerilog
DVE/Verdi
Python
Tcl

Job description

Meet The Team

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.

Your Impact
  • You will work with Front-end RTL teams, backend physical design teams to understand chip architecture and drive high-quality DFT verification.
  • Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
  • Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows.
  • Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
  • The job requires the candidate to have the ability to craft solutions and debug efficiently.
Minimum Qualifications:
  • Bachelor's or Master’s Degree in Electrical or Computer Engineering required with at least 8+ years of experience.
  • Experience in developing detailed test plans and test benches for DFT verification
  • Prior experience in test planning based on complex design specification.
  • Prior experience in testbench development using System Verilog.
  • Debugging experience using DVE/Verdi.
  • Scripting skills: Tcl, Python/Perl.
Preferred Qualifications
  • UVM and advanced System Verilog knowledge.
  • Knowledge about JTAG protocol, scan architecture, MBIST and boundary
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC DFT DV Engineer System Verilog UVM JTAG MBIST Exp 8 Years
ASIC DFT DV Engineer System Verilog UVM JTAG MBIST Exp 8 Years

Cisco • Hyderabad

On-site
INR 3,500,000 - 5,500,000
ASIC DFT DV Engineer | System Verilog, UVM | JTAG, MBIST | Exp : 8+ years
ASIC DFT DV Engineer | System Verilog, UVM | JTAG, MBIST | Exp : 8+ years

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 4,000,000 - 6,000,000
ASIC DFT Engineer - 4 to 8 yrs
ASIC DFT Engineer - 4 to 8 yrs

Cisco • Bengaluru

On-site
INR 3,500,000 - 5,500,000
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years

Cisco • Bengaluru

On-site
INR 4,000,000 - 7,000,000
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years
DFT Engineering Technical Lead || ATPG, SCAN, JTAG, MBIST, TestMax, Tessent || Exp - 10+ years

Cisco • Chennai District

On-site
INR 2,400,000 - 4,200,000
ASIC DFT Engineer - 4 to 8 yrs
ASIC DFT Engineer - 4 to 8 yrs

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 1,800,000 - 2,500,000
Sr ASIC DFT Engineer
Sr ASIC DFT Engineer

Cisco Systems, Inc • Bengaluru

On-site
INR 1,800,000 - 3,200,000
ASIC DFT Engineer || MBIST, SCAN, ATPG, JTAG || Experience - 4 to 8 years
ASIC DFT Engineer || MBIST, SCAN, ATPG, JTAG || Experience - 4 to 8 years

Cisco Systems, Inc • Bengaluru

On-site
INR 1,800,000 - 3,000,000
ASIC DFT Engineer || MBIST, SCAN, ATPG, JTAG || Experience - 4 to 8 years
ASIC DFT Engineer || MBIST, SCAN, ATPG, JTAG || Experience - 4 to 8 years

Cisco Systems, Inc • Hyderabad

On-site
INR 1,200,000 - 1,800,000
Sr ASIC DFT Engineer
Sr ASIC DFT Engineer

123 Cisco Systems (India) Private Limited • Bengaluru

On-site
INR 900,000 - 1,300,000