Systems IP - Staff/Principal Verification Engineer

arm limited; Sheffield; On-site; GBP 45,000 - 75,000; Full time

Job summary

A leading technology company is looking for a motivated Staff/Principal Verification Engineer to join their Systems IP team in Sheffield. This role involves utilizing advanced verification methodologies to develop complex hardware systems. Ideal candidates will have strong experience with SystemVerilog and UVM, alongside proven software engineering skills. This opportunity allows you to contribute to cutting-edge designs that will influence millions of devices in the future.

Qualifications

• Experience in working with constrained-random verification and complex environments.
• Familiar with tools and processes for developing verification testbenches.
• Competent in developing verification flows and using EDA tools.

Responsibilities

• Specify and develop new hardware verification testbenches for IP.
• Improve existing testbenches for performance and quality.
• Collaborate with engineering teams for quality IP delivery.

Skills

Constrained-random verification

SystemVerilog

UVM

Object-oriented programming

Data structures

Algorithms

Scripting skills

Job description

Social network you want to login/join with:

Systems IP - Staff/Principal Verification Engineer, Sheffield

col-narrow-left

Client:

arm limited

Location:

Sheffield, United Kingdom

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Reference:

a2d65428ace7

Job Views:

4

Posted:

25.06.2025

Expiry Date:

09.08.2025

col-wide

Job Description:

The Role

This position is an excellent opportunity for an experienced and highly motivated verification engineer to join the hardworking System IP team!

This is a fast-paced technical role employing the latest hardware design and verification methodologies to develop complex and highly configurable hardware IP that sit at the heart of Arm-based Systems!

This role is for the Interconnect product team.

The Interconnect team develops the Arm Corelink Interconnect IP family. Our Interconnects and NoCs are designed for intelligent connected systems across a wide range of applications including mobile, IoT, networking infrastructure, automotive etc. The highly scalable IP is optimised for AMBA-compliant SoC connectivity and can be customised for multiple performance points.

Responsibilities:

You will specify and develop new hardware verification testbenches for future generation hardware IP. You will improve existing testbenches to increase performance, quality and efficiency. You will also identify areas for improvement in processes and methodologies, then implement those changes to advance our best-practises and state of the art for hardware verification.

The responsibilities of a member of the Verification team are:

• Reviewing and assessing proposed design changes from a verification complexity point of view
• Ownership of verification environment from investigation all the way to verification closure
• Investigating and scripting new verification flows and optimising existing ones
• Analysis of data from simulation runs using machine learning and data science techniques to drive efficient bug discovery and debug
• There will be opportunities for improving our verification methodology and mentoring other members of the team
• Close collaboration with other Arm engineering teams leading to high quality IP that works well in a complete system.

Required Skills and Experience:

• You can demonstrate experience in working with constrained-random verification including ownership of a suitably complex verification environment.
• You have experience of using SystemVerilog and UVM
• Proven software engineering skills including understanding of object-oriented programming, data structures, and algorithms.
• You are familiar with the tools and processes for developing testbenches and finishing all aspects of the verification process.
• You are competent developing verification flows, making the best use of EDA tools and have good scripting skills and are able to plan and estimate your own work.

'Nice To Have' Skills and Experience:

• Team leadership and mentoring experience
• Multiprocessing microarchitecture experience including knowledge of cache coherence and bus protocols ( AMBA5 CHI, AMBA4 ACE or AXI)
• Experience in Formal Verification testbenches is a plus.
• Strong communication skills and ability to work well as part of a team.
• Dedicated with a focused approach to problem analysis and solving.

In return:

You will get to utilise your engineering skills to build support for the technologies and influence millions of devices for years to come. You will be able to drive and bring your ideas to a wider group of our leading experts, build your technical leadership and influencing skills and build towards becoming an established and recognised expert within the existing team.