SoC/ASIC Design Verification Engineer

zeroRISC

Bristol

On-site

GBP 50,000 - 70,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Opportunity for career growth
Contribute to meaningful security solutions
Innovative team atmosphere

Job summary

A leading technology startup in the UK seeks a SoC/ASIC Design Verification Engineer to enhance silicon security. Responsibilities include verifying chip functionality, developing verification environments, and engaging with customers to address their needs. Candidates should have a Bachelor's degree in a related field and 4 years of experience with verification methodologies. This role offers opportunities for growth and contributing to cutting-edge security solutions in IoT and industrial sectors.

Qualifications

  • 4 years of experience with simulation-based verification methodologies.
  • Experience developing and maintaining testbenches and verification environments.
  • Strong debugging capabilities in regression failures.

Responsibilities

  • Verify ASIC/SoC functionality, performance, security, and power.
  • Build high-quality verification environments.
  • Write thorough verification documentation.

Skills

Design verification skills
Simulation-based verification
UVM
SystemVerilog
Debugging skills

Education

Bachelor’s degree in Electrical Engineering or Computer Science

Tools

Industry standard verification tools

Job description

zeroRISC


zeroRISC is redefining chip security and supply chain integrity by empowering device owners and operators in crucial sectors like silicon production, IoT, and critical infrastructure with full device ownership, control, and visibility. Led by the founders of the OpenTitan secure silicon project, zeroRISC is driving commercial adoption of high assurance software and services rooted in open silicon. Our products forge an immutable connection between hardware and software, enabling users to trust their devices no matter where they’re built or where they’re deployed.


Role Overview

As a zeroRISC SoC/ASIC Design Verification Engineer, you will develop, verify, and maintain silicon in security-sensitive settings, including root-of-trust technology. You will elevate and solidify zeroRISC's status as the leading provider of secure silicon IP by developing essential verification collateral. You will interact directly with zeroRISC customers to understand their requirements and deliver solutions benefitting both customer and zeroRISC alike. You will participate in the whole chip design process from architecture to tapeout and silicon validation. By engaging with the world's premier open-source silicon community, you will support our mission of open secure silicon everywhere. We're looking for engineers with strong design verification skills (and a long view of secure system architecture) who are also fast, flexible learners and enthusiastic about open source.


Key Responsibilities


  • Verify ASIC/SoC functionality, performance, security, and power throughout the full chip design life cycle, from test plan definition to sign-off

  • Build high quality verification environments at the chip/top and block levels following engineering best practices

  • Write thorough verification documentation including test plans

  • Diagnose, debug, and resolve regression failures and other errors

  • Achieve coverage closure

  • Ensure design functionality while upholding stringent timelines in collaboration with architecture, design, software, system, and silicon validation teams as well as engineering program managers


What We’re Looking For


  • Bachelor’s degree in Electrical Engineering or Computer Science, or a related technical field or equivalent experience

  • 4 years of experience with simulation-based verification methodologies and languages such as UVM and SystemVerilog or formal verification-based techniques including industry standard tools

  • Experience developing and maintaining testbenches, test cases, and verification environments for simulation-based verification or formal verification environments


Preferred Qualifications (not required)


  • Master’s or PhD in Electrical Engineering or Computer Science, or a related technical field or equivalent experience

  • Knowledge of security ASICs or accelerators (e.g. cryptography accelerators or GPUs)
  • Knowledge of computer architecture and memory subsystem architectures
  • Experience verifying low power designs
  • Experience with scripting languages such as Python


Why Join Us


  • Your work will directly contribute to the development of cutting-edge security solutions, protecting critical systems in industrial and IoT environments

  • As a seed-stage startup, this role offers significant opportunities for learning and career growth

  • Join a close-knit, innovative team where you can learn, grow, and contribute to building something meaningful in the security space

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC/ASIC Design Verification Engineer
SoC/ASIC Design Verification Engineer

ZeroRISC • West of England

On-site
GBP 70,000 - 90,000
SoC/ASIC Verification Engineer - Secure Open Silicon
SoC/ASIC Verification Engineer - Secure Open Silicon

ZeroRISC • West of England

On-site
GBP 70,000 - 90,000
Software Engineer (Cloud)
Software Engineer (Cloud)

zeroRISC • Greater London

On-site
GBP 50,000 - 70,000
Significant opportunities for learning and career growth
Close-knit innovative team environment
Senior Software Engineer (Cloud)
Senior Software Engineer (Cloud)

zeroRISC • Greater London

On-site
GBP 70,000 - 90,000
Software Engineer (Cloud)
Software Engineer (Cloud)

zeroRISC • Greater London

On-site
GBP 60,000 - 80,000
Opportunities for learning and career growth
Innovative team environment
Senior Software Engineer (Cloud)
Senior Software Engineer (Cloud)

zeroRISC • Greater London

On-site
GBP 70,000 - 90,000
Opportunities for learning and career growth
Work on cutting-edge security solutions
Innovative team environment
Digital Verification Engineer (1–5 Year's Experience)
Digital Verification Engineer (1–5 Year's Experience)

microTECH Global LTD • Cambridgeshire and Peterborough

Hybrid
GBP 55,000 - 75,000
Hybrid work
Learning and development
Collaborative team
Design Verification Engineer
Design Verification Engineer

Codasip • Bristol

On-site
GBP 45,000 - 75,000
Design Verification Engineer
Design Verification Engineer

Codasip • Cambridge

On-site
GBP 45,000 - 65,000
Senior / Lead Digital Verification Engineer
Senior / Lead Digital Verification Engineer

microTECH Global LTD • Cambridge

Hybrid
GBP 100,000 - 135,000