Silicon Logical Design Engineer

Graphcore

Bristol

On-site

GBP 70,000 - 100,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Flexible working
Generous annual leave
Private medical insurance
Health cash plan
Dental plan
Pension (matched up to 5%)
Life assurance
Income protection
Parental leave policy
Employee assistance programme
Snacks and barista bar

Job summary

Graphcore Bristol seeks a Silicon Logical Design Engineer to deliver high quality micro-architecture specifications and RTL for Graphcore chips. The role involves integrating IP into top-level SoCs, building robust environments, and performing SoC-level synthesis, linting, CDC/RDC and timing checks.

You will support verification and physical design teams, debug cross-hierarchy issues and push automation. Strong SystemVerilog/VHDL and Python/Tcl skills are required, with a collaborative,

Qualifications

  • Degree in Computer Science, Engineering or a related subject.
  • Digital design experience in a relevant industry.
  • Be highly motivated, a self-starter, and a team player.
  • Ability to work across teams and find solutions to problems.
  • Ability to solve design issues through programming (Python, Tcl).
  • Strong competency in SystemVerilog or VHDL.
  • Knowledge of digital design flows.
  • Capable of managing time and priorities.

Responsibilities

  • Integrate IP and subsystems into top-level SoC designs.
  • Develop and maintain build and configuration environments.
  • Perform synthesis, linting, CDC/RDC, and timing checks at the SoC level.
  • Support verification and physical design teams through clean interface hand-offs.
  • Debug and resolve integration-related issues across multiple hierarchies.
  • Contribute to the continuous improvement of integration flows and automation.
  • Producing high quality microarchitecture and other documentation.
  • Ensure good communication between sites to maintain consistent working practices.

Skills

IP integration
Synthesis
Linting
CDC/RDC
Timing checks
Debugging
Documentation
Communication
Python
Tcl
SystemVerilog
VHDL
Digital design flows
Time management

Education

Degree in Computer Science, Engineering or a related subject

Tools

Python
Tcl
SystemVerilog
VHDL

Job description

Working within the Logical Design team, the Silicon Logical Design Engineer is responsible for a wide range of logical design tasks which require working closely with other engineers within the Silicon department. This person is responsible for helping the team deliver high quality micro-architecture specifications and RTL for Graphcore chips, and assisting the rest of the Silicon teams to ensure we can meet the company objectives for silicon delivery.,

Responsibilities and Requirements
  • Integrate IP and subsystems into top-level SoC designs
  • Develop and maintain build and configuration environments
  • Perform synthesis, linting, CDC/RDC, and timing checks at the SoC level
  • Support verification and physical design teams through clean interface hand-offs
  • Debug and resolve integration-related issues across multiple hierarchies
  • Contribute to the continuous improvement of integration flows and automation
  • Producing high quality microarchitecture and other documentation
  • Ensure good communication between sites to maintain consistent working practices
  • Degree in Computer Science, Engineering or a related subject
  • Digital design experience in a relevant industry
  • Be highly motivated, a self-starter, and a team player
  • Ability to work across teams and finding solutions to problems
  • Ability to solve design issues through programming, e.g. Python, Tcl
  • Strong competency in SystemVerilog or VHDL
  • Knowledge of digital design flows
  • Capable of managing time and priorities
Desirable
  • Processor design
  • Application specific blocks
  • High-speed serial interfaces
  • Complex third-party IP integration
  • Experience leading teams
  • Arithmetic pipeline design
  • Floating-point design
  • Design for test
  • Synthesis
  • Timing Analysis
  • Logical Equivalence
  • Project Planning
  • Power Integrity
  • Silicon transistor knowledge
About Graphcore

At Graphcore, we're building the future of AI compute. We're a team of semiconductor, software and AI experts, with deep experience in creating the complete AI compute stack - from silicon and software to infrastructure at datacenter scale. As part of the SoftBank Group, backed by significant long‑term investment, we are delivering key technology into the fast‑growing SoftBank AI ecosystem. To meet the vast and exciting AI opportunity, Graphcore is expanding its teams around the world. We are bringing together the brightest minds to solve the toughest problems, in a place where everyone has the opportunity to make an impact on the company, our products and the future of artificial intelligence.

Benefits
  • In addition to a competitive salary, Graphcore offers flexible working, a generous annual leave policy, private medical insurance and health cash plan, a dental plan, pension (matched up to 5%), life assurance and income protection.
  • We have a generous parental leave policy and an employee assistance programme (which includes health, mental wellbeing, and bereavement support).
  • We offer a range of healthy food and snacks at our central Bristol office and have our own barista bar!
Equality, diversity and inclusion

We welcome people of different backgrounds and experiences; we're committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Silicon Logical Design Engineer - Multiple Levels
Silicon Logical Design Engineer - Multiple Levels

Graphcore • Cambridge

Hybrid
GBP 70,000 - 110,000
Competitive salary
Flexible working
Generous annual leave
+8
Staff/Principal Logical Design Engineer
Staff/Principal Logical Design Engineer

EngineersOfAI • Bristol

On-site
GBP 60,000 - 80,000
Private medical insurance
Generous annual leave policy
Pension (matched up to 5%)
Silicon Physical Design Engineer
Silicon Physical Design Engineer

Graphcore • Cambridge

On-site
GBP 60,000 - 80,000
Flexible working
Private medical insurance
Pension (matched up to 5%)
+1
Graduate Silicon Engineer
Graduate Silicon Engineer

EngineersOfAI • United Kingdom

On-site
GBP 30,000 - 45,000
Flexible working
Private medical insurance
Generous annual leave
+1
Silicon Physical Design Engineer — Multiple Levels
Silicon Physical Design Engineer — Multiple Levels

Graphcore • Cambridge

On-site
GBP 70,000 - 110,000
Flexible working
Generous annual leave
Private medical insurance
+7
Senior SoC Architect
Senior SoC Architect

Graphcore • West of England

On-site
GBP 60,000 - 80,000
Competitive salary
Annual leave policy
Medical and dental health plans
+2
Silicon DFT Engineer — Multiple Levels
Silicon DFT Engineer — Multiple Levels

Graphcore • Cambridge

On-site
GBP 90,000 - 120,000
Flexible working
Private medical insurance
Pension (matched)
+3
2026 Graduate Silicon Engineer
2026 Graduate Silicon Engineer

EngineersOfAI • Bristol

On-site
GBP 30,000 - 45,000
Flexible working
Generous leave
Retirement planning support
+5
Post Silicon Validation Engineer
Post Silicon Validation Engineer

Graphcore • West of England

On-site
GBP 70,000 - 90,000
Flexible working
Private medical insurance
Generous annual leave policy
+2
Director, Post-Silicon Validation
Director, Post-Silicon Validation

Graphcore • West of England

On-site
GBP 180,000 - 240,000
Competitive salary
Flexible working
Generous annual leave policy
+6