DFT Engineer

Graphcore

Cambridge

On-site

GBP 90,000 - 120,000

Full time

13 days ago
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Flexible working
Private medical insurance
Pension (matched)
Life assurance
Employee assistance programme
Health cash plan

Job summary

Graphcore in Cambridge is seeking an experienced DFT engineer to join the Silicon team and work on next‑generation AI designs for data centre applications. You will contribute to DFT architecture, flows, and verification, collaborating with multiple engineering groups to ensure robust silicon bring‑up and high yield.

Ideal candidates have strong RTL experience, Python scripting, and a solid background in DFT methods, with hands‑on work in JTAG, ATPG, MBIST, and pre‑silicon verification.

Qualifications

  • Extensive experience with DFT components and driving DFT feature implementation.
  • Hands-on with JTAG/IJTAG/CORE Test/SSN and test compression concepts.
  • Experience in MBIST and BISR implementations and verification.
  • Solid verification methodologies for pre-silicon DFT features.
  • Exposure to STA constraints and SDF simulations is a plus.
  • Experience in scan-based testing and ATPG tools.

Responsibilities

  • Define and implement DFT architecture and features for next‑gen AI designs.
  • Develop efficient DFT flows compatible with silicon design flows.
  • Collaborate with design, verification, physical design and product teams.
  • Generate structural test vectors, analyze and improve test coverage.
  • Support silicon bring‑up and help identify silicon failures to improve yield.
  • Work with 3rd party IPs to integrate into the DFT infrastructure.

Skills

DFT engineering
JTAG / IEEE 1149.x
IJTAG / IEEE P1687
SystemVerilog
Verilog RTL coding
Python scripting
Synthesis / STA
ATPG tools
MBIST / BISR
Digital IC design fundamentals

Education

Bachelor's or Master's or PhD in Computer Engineering
Electrical Engineering / Electronics Engineering

Tools

Synopsys VCS
Verdi
SystemVerilog / Verilog
SDF / STA tooling

Job description

About Graphcore

At Graphcore, we’re building the future of AI compute. We’re a team of semiconductor, software and AI experts, with deep experience in creating the complete AI compute stack - from silicon and software to infrastructure at datacenter scale. As part of the SoftBank Group, backed by significant long-term investment, we are delivering key technology into the fast-growing SoftBank AI ecosystem. To meet the vast and exciting AI opportunity, Graphcore is expanding its teams around the world. We are bringing together the brightest minds to solve the toughest problems, in a place where everyone has the opportunity to make an impact on the company, our products and the future of artificial intelligence.

The Person

Graphcore’s experienced, skilled, and motivated engineering team is heavily involved in shaping the future of AI. A successful candidate will exhibit exceptional knowledge in Design for Testability (DFT) and will have a strong technical background and experience in DFT methodologies, complemented by a robust, self-motivated work ethic. The ideal candidate should also have a focus on quality and demonstrate a good understanding of the importance of production test on the success of a product. Some hands-on experience in one or more of the following areas is essential: RTL design, simulations and debugging, synthesis, STA.

The Role

We are expanding and looking for an experienced DFT engineer to join the Silicon team. As a part of our team, you will have the opportunity to work on next-generation AI designs targeted for data centres applications.

Responsibilities
  • Keep up with the latest industry trends in DFT domain and help adopt the latest DFT techniques and methodologies
  • Work closely with design, verification, physical design and product engineering teams to integrate DFT requirements into the overall design process
  • Define and implement DFT architecture and features for next-generation AI designs and support their verification effort
  • Develop efficient DFT flows and methodology compatible with silicon design flows
  • Work with 3rd party IPs to integrate the provided design into the DFT infrastructure
  • Generate structural test vectors, analyze and improve test coverage
  • Work with the product and test engineering teams to ensure successful silicon bring-up and help identify any silicon failures to enhance yield learning and improvement
Requirements
  • Very good understanding of DFT components like JTAG (IEEE 1149.x), IJTAG (IEEE P1687), Core Test (IEEE P1500), SSN (Streaming Scan Network), Test Compression, OCC etc.
  • Experience on developing DFT specifications and driving the implementation of the DFT features
  • Experience in MBIST and BISR implementation and verification is desired
  • Solid understanding of design verification methodologies for validating the DFT features using simulation in pre-silicon designs
  • Exposure to STA constraints development and analysis for DFT modes and SDF simulations would be a plus
  • Experience in Scan based testing and industry standard ATPG tools
  • Knowledge of ATPG pattern verification and gate-level simulation flows using Synopsys VCS and Verdi or other EDA tools
  • Very good knowledge of Digital Integrated Circuits and Systems
  • Hands-on experience with Verilog RTL coding and familiarity with System Verilog
  • Strong scripting and debugging skills using programming languages like Python, TCL, Perl, Shell etc.
  • Exposure to silicon bring-up, post-silicon testing and tester pattern debugging
  • Strong problem-solving skills across various levels of design hierarchies
  • Great team working and communication skills
Academic Credentials
  • Bachelors orMastersor PhD in Computer engineering/Electrical engineering/Electronics Engineering
Benefits

In addition to a competitive salary, Graphcore offers flexible working, a generous annual leave policy, private medical insurance and health cash plan, a dental plan, pension (matched up to 5%), life assurance and income protection. We have a generous parental leave policy and an employee assistance programme (which includes health, mental wellbeing, and bereavement support). We offer a range of healthy food and snacks at our central Bristol office and have our own barista bar! We welcome people of different backgrounds and experiences; we’re committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments

We welcome people of different backgrounds and experiences and are committed to building an inclusive work environment that makes Graphcore a great home for everyone. We are an equal opportunity employer and want to build a work environment where everyone is happy, productive and respectful so they can do their best work. If you have a disability or additional need that requires accommodation, just let us know.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DFT Engineer
DFT Engineer

Graphcore • West of England

On-site
GBP 90,000 - 130,000
Private medical insurance
Pension (matched up to 5%)
Life assurance
+4
Silicon Physical Design Engineer
Silicon Physical Design Engineer

Cerebras • Cambridge

On-site
GBP 60,000 - 80,000
Flexible working
Private medical insurance
Pension (matched up to 5%)
+1
Silicon Physical Design Engineer
Silicon Physical Design Engineer

Graphcore • Cambridge

On-site
GBP 70,000 - 110,000
Competitive salary
Flexible working
Generous annual leave
+5
Hardware Development Engineer
Hardware Development Engineer

Graphcore • Bristol

On-site
GBP 70,000 - 90,000
Flexible working
Private medical insurance
Generous parental leave
+1
Test Development Engineer - Electronic Hardware
Test Development Engineer - Electronic Hardware

Graphcore • Bristol

On-site
GBP 55,000 - 75,000
Flexible working
Private medical insurance
Generous parental leave policy
+6
Graduate Silicon Engineer
Graduate Silicon Engineer

EngineersOfAI • United Kingdom

On-site
GBP 30,000 - 45,000
Flexible working
Private medical insurance
Generous annual leave
+1
Post Silicon Validation Engineer Bristol, UK
Post Silicon Validation Engineer Bristol, UK

graphcore • Bristol

On-site
GBP 70,000 - 95,000
Flexible working
Private medical insurance
Dental plan
+9
Staff/Principal Logical Design Engineer
Staff/Principal Logical Design Engineer

Graphcore • West of England

On-site
GBP 90,000 - 140,000
Flexible working
Private medical insurance
Dental plan
+2
Staff/Principal Logical Design Engineer
Staff/Principal Logical Design Engineer

EngineersOfAI • Bristol

On-site
GBP 60,000 - 80,000
Private medical insurance
Generous annual leave policy
Pension (matched up to 5%)
Post Silicon Validation Engineer
Post Silicon Validation Engineer

Cerebras • Bristol

On-site
GBP 70,000 - 90,000
Flexible working
Private medical insurance
Generous annual leave policy
+2