Enable job alerts via email!

Lead FPGA Engineer

SoCode Limited

Cambridge

Hybrid

GBP 60,000 - 80,000

Full time

Today
Be an early applicant

Job summary

A specialized technology firm in the Fintech sector is seeking an FPGA Engineer in Cambridge. This permanent role offers competitive salary and bonuses, focusing on low-latency trading systems. The candidate will contribute to cutting-edge FPGA design, mentor junior engineers, and work in a collaborative environment. Join a dynamic team to influence growth and innovation within the company.

Benefits

Competitive market salary
Merit-based bonus structure
Opportunity for growth
3 days on-site in Cambridge

Qualifications

  • Strong experience in FPGA and digital design, with RTL expertise.
  • Proven experience in low-latency systems.
  • Hands-on experience with SystemVerilog and Xilinx toolsets.
  • Ability to mentor, inspire, and grow a team.
  • Collaborative mindset and ability to work across multi-national teams.

Responsibilities

  • Contribute to the design and deployment of FPGA platforms for low-latency trading systems.
  • Provide mentorship and guidance to junior engineers.
  • Collaborate with team leads to align hardware initiatives with business goals.
  • Define and implement next-generation hardware architectures.
  • Support timely delivery of hardware components.
  • Validate and test FPGA and digital designs.

Skills

FPGA and digital design
Low-latency systems
SystemVerilog
Xilinx toolsets
Leadership mindset
Collaborative mindset
Job description
Overview

Are you an existing leader in FPGA, or hoping to make that step up? Are you interested in building a career in Fintech start-up?

A specialised technology firm focused on ultra-low latency trading solutions in financial markets is seeking a hands-on FPGA Engineer to join its digital design engineering team. You will work with teams across multiple countries to design and deploy the firm's next-generation trading infrastructure across 150+ global markets. The compensation package is competitive and includes merit-based bonuses.

This is a unique opportunity to become a cornerstone of the Cambridge engineering team, helping to shape its growth and culture. You will drive innovation in FPGA platforms while mentoring others, providing technical leadership, and building a team to look up to.

Responsibilities
  • Contribute to the design and deployment of state-of-the-art FPGA platforms for low-latency trading systems
  • Provide mentorship and guidance to junior engineers and peers
  • Collaborate with team leads and engineering management to align hardware initiatives with business goals
  • Define and implement next-generation hardware architectures, ensuring optimal performance and scalability
  • Support timely delivery of hardware components according to project schedules
  • Validate and test FPGA and digital designs, ensuring reliability and adherence to performance standards
  • Design and verification using SystemVerilog and Xilinx FPGA design tools
Qualifications
  • Strong experience in FPGA and digital design, with RTL expertise essential
  • Proven experience in low-latency systems
  • Hands-on experience with SystemVerilog and Xilinx toolsets
  • Leadership mindset with ability to mentor, inspire, and grow a team
  • Collaborative mindset and ability to work across multi-national teams
The Offer
  • Permanent role with competitive market salary DOE
  • Merit-based bonus structure
  • 3 days on-site in Cambridge (St John's Innovation Park)
  • Early-stage, high-impact environment where you can shape the team and technology
  • Clear opportunity for growth in a company that will champion your transition into leadership
How to express interest

Keen to express your interest, or find out more?

Option 1: Click the apply button (we'll discuss your CV before submitting)

Option 2: Call into the SoCode Cambridge office and ask for Rachel

Option 3: Drop me a message on LinkedIn (Rachel Bush - SoCode Recruitment)

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.