FPGA Verification & Control Systems Engineer

Zero Point Motion; West of England; On-site; GBP 50,000 - 70,000; Full time

Benefits offered by this job

Share options

Pension

Private medical insurance

Job summary

A technology company in the UK is looking for an FPGA / Digital Systems Engineer to design, implement, and verify real-time digital control systems interfacing with MEMS and photonic hardware. The ideal candidate should have strong foundations in digital design, real-time systems, and experience with FPGA on real hardware. A commitment to verification and high standards is essential. This role offers a dynamic environment with a focus on innovation and practical engineering solutions.

Qualifications

• Must have strong fundamentals in digital design and real-time systems.
• Hands-on experience bringing up FPGA designs on real hardware.
• Experience with ASIC flows is a plus.

Responsibilities

• Design, implement, and verify FPGA systems interfacing with photonic sensors.
• Build proper verification environments to ensure reliability.
• Implement and debug various hardware interfaces.

Skills

Strong fundamentals in digital design

Solid grounding in control theory

Hands-on experience with FPGA

Experience implementing control loops

High personal standards around correctness

Tools

Verilog

SystemVerilog

Python

Job description

The Role

As an FPGA / Digital Systems Engineer, you own real-time digital control and signal processing that directly interfaces with MEMS and photonic hardware.

Your work directly determines lock stability, noise floors, measurement fidelity, and whether demos succeed or fail.

This is a hands-on role. Verification quality, timing discipline, and physical intuition matter more than clever architectures. If you write the code, you own proving that it is correct.

The role sits close to R&D: the FPGA is part of discovering system truth, not just implementing a frozen design.

What You’ll Do

Digital control & signal processing

• Design, implement, and verify FPGA systems interfacing with photonic sensors, MEMS devices, and high-speed ADCs/DACs
• Implement and stabilise real-time systems such as:
• PLLs
• AGC
• force-to-rebalance control
• Reason explicitly about timing, latency, jitter, phase noise, quantisation, and numerical stability

Digital ↔ physical reasoning

• Translate mathematical models and control theory into discrete-time digital implementations
• Understand how RTL decisions affect mechanical motion, optical phase, thermal drift, and noise coupling
• Treat the FPGA as part of the physical system, not an isolated digital block

Hardware interfaces & IO

• Implement and debug SPI, I²C, UART, GPIO, and high-speed ADC/DAC interfaces
• Design safe clock-domain crossings intentionally
• Build reliable data logging and streaming under real-time constraints

Verification & observability (non-negotiable)

• Build proper verification environments:
• structured testbenches
• assertions tied to invariants
• deterministic stimuli
• Verification must be automated, repeatable, and explainable
• Eyeballing oscilloscope traces is not verification
• Design for observability with internal instrumentation and clear failure modes

Tooling, lab work & data

• Write clean, disciplined RTL (Verilog / SystemVerilog)
• Use Python as a first-class tool for test automation, bring-up, verification support, and data analysis
• Be fluent with lab instrumentation and understand their limitations, not just their outputs

Required Background

You must have:

• Strong fundamentals in digital design and real-time systems
• Solid grounding in control theory or signal processing
• Hands-on experience bringing up FPGA designs on real hardware
• Experience implementing and verifying control loops, PLLs, or equivalent feedback systems
• Comfort working at the boundary between digital logic, analog signals, and physical systems
• High personal standards around correctness, verification, and documentation
• Experience with ASIC flows is a plus, not a requirement

Who This Role Is For

This role is not for:

• simulation-only designers
• FPGA developers who avoid lab work
• people who “verify” by visual inspection
• engineers uncomfortable with noise, timing, or pressure

What This Role Is Not

This is not:

• a pure web, SaaS, or framework-driven role
• a narrowly scoped backend position
• a job for people who only write one-off scripts and move on
• a place for over-abstracted code no one can debug
• a role for people who wait for perfect specifications

How You Show Up

• You are motivated by the underlying mathematics, not just by making something work
• You do not ship what you cannot explain
• You treat verification as a core engineering discipline
• You communicate clearly, especially under pressure
• You design margins so systems work without heroics

What Success Looks Like

After 6–12 months:

• FPGA-based control loops are stable, low-noise, and explainable
• Verification is trusted because it is systematic and repeatable
• Timing closure is boring because it was designed correctly
• Demos work because margins exist, not because of last-minute tuning
• Bugs are found early and are diagnosable when they do occur
• The FPGA is a transparent, instrumented part of the system - not a black box

Working with us

• Compensation: Our framework is built on fairness and transparency, with regular reviews to reflect growth and performance.
• Benefits: Share options, pension, and private medical insurance.
• Culture: A deep-tech rocketship backed by leading investors. We’re building breakthrough technology with real commercial impact. Pace is high. Standards are higher.

Zero Point Motion is determined to foster belonging and empowerment at work. We are committed to providing a work environment where there’s a zero-tolerance approach to discrimination, and everyone is treated with respect. Equity, diversity and inclusion are central to our mission, and we strongly encourage candidates of all different backgrounds and identities to apply. If you need assistance or an accommodation due to a disability, please contact us.