Enable job alerts via email!

ASIC Design Lead

JR United Kingdom

Hounslow

On-site

GBP 70,000 - 100,000

Full time

2 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading company in the semiconductor industry is looking for an experienced ASIC Design Lead. This role is critical as it involves ownership of IP and SoC-level designs, leading a small team, and shaping verification strategies. Ideal candidates will have a strong digital design background, experience with FPGA, and a passion for innovation in a challenging and fast-paced environment.

Qualifications

  • 6+ years in digital design with leadership experience.
  • Hands-on and leadership capabilities required.
  • Familiarity with advanced architectures such as RISC-V or AI/GPU.

Responsibilities

  • Define and execute ASIC plans for IP/SoC designs.
  • Drive functional coverage and bug resolution.
  • Mentor junior engineers and guide verification best practices.

Skills

Problem Solving
Communication

Tools

FPGA
RISC-V
AI/GPU Architectures

Job description

Social network you want to login/join with:

We are seeking an experienced ASIC Design Lead, to take ownership of IP and SoC-level design for next-generation semiconductor designs. This role offers the chance to lead a small team, shape verification strategy, and contribute to cutting-edge projects in a fast-paced, collaborative environment.

About the role:

As the ASIC Design Lead, you will be responsible for driving the development and execution of strategies for complex digital IP and SoCs.

This is a hands-on and leadership role suited to someone passionate, motivated by the challenges of building something from the ground up in a start-up environment.

What you will be doing:

  • Define and execute ASIC plans for IP/SoC designs
  • Drive functional coverage, assertions, and bug resolution
  • Collaborate with design, architecture, and software teams
  • Mentor junior engineers and guide verification best practices

Requirements:

  • 6+ years in digital Design, with leadership experience
  • Experience FPGA
  • Excellent problem-solving and communication skills
  • Familiarity with RISC-V or AI/GPU architectures

If you could be interested, please get in touch with me on the details below.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

ASIC Design Lead

JR United Kingdom

Watford

On-site

GBP 70,000 - 100,000

Yesterday
Be an early applicant

ASIC Design Lead

JR United Kingdom

Reading

On-site

GBP 70,000 - 100,000

Yesterday
Be an early applicant

ASIC Design Lead

JR United Kingdom

Basildon

On-site

GBP 70,000 - 100,000

Yesterday
Be an early applicant

ASIC Design Lead

JR United Kingdom

Oxford

On-site

GBP 60,000 - 90,000

Yesterday
Be an early applicant

ASIC Design Lead

JR United Kingdom

Basingstoke

On-site

GBP 70,000 - 100,000

Yesterday
Be an early applicant

ASIC Design Lead

JR United Kingdom

Guildford

On-site

GBP 70,000 - 100,000

Yesterday
Be an early applicant

ASIC Design Lead

JR United Kingdom

Woking

On-site

GBP 80,000 - 110,000

Yesterday
Be an early applicant

ASIC Design Lead

JR United Kingdom

Hemel Hempstead

On-site

GBP 70,000 - 100,000

Yesterday
Be an early applicant

ASIC Design Lead

JR United Kingdom

Chelmsford

On-site

GBP 70,000 - 100,000

Yesterday
Be an early applicant