ASIC Design Lead

JR United Kingdom; Birmingham; On-site; GBP 70,000 - 100,000; Full time

Job summary

A leading technology firm in the UK is actively seeking an experienced ASIC Design Lead. This pivotal role involves overseeing IP and SoC-level designs, leading a small team while contributing to innovative semiconductor projects in a dynamic setting. Candidates should be skilled in digital design and possess robust leadership qualities to drive impactful strategies in a start-up-like environment.

Qualifications

• 6+ years in digital design with leadership experience.
• Experience in FPGA design is crucial.
• Familiarity with AI/GPU and RISC-V architectures is preferred.

Responsibilities

• Define and execute ASIC plans for IP/SoC designs.
• Drive functional coverage and collaborate with teams.
• Mentor junior engineers and guide verification practices.

Skills

Problem-Solving

Communication

Tools

FPGA

RISC-V

AI/GPU architectures

Job description

Social network you want to login/join with:

We are seeking an experienced ASIC Design Lead, to take ownership of IP and SoC-level design for next-generation semiconductor designs. This role offers the chance to lead a small team, shape verification strategy, and contribute to cutting-edge projects in a fast-paced, collaborative environment.

About the role:

As the ASIC Design Lead, you will be responsible for driving the development and execution of strategies for complex digital IP and SoCs.

This is a hands-on and leadership role suited to someone passionate, motivated by the challenges of building something from the ground up in a start-up environment.

What you will be doing:

• Define and execute ASIC plans for IP/SoC designs
• Drive functional coverage, assertions, and bug resolution
• Collaborate with design, architecture, and software teams
• Mentor junior engineers and guide verification best practices

Requirements:

• 6+ years in digital Design, with leadership experience
• Experience FPGA
• Excellent problem-solving and communication skills
• Familiarity with RISC-V or AI/GPU architectures

If you could be interested, please get in touch with me on the details below.