Application Specific Integrated Circuit Design Engineer

JR United Kingdom; Bradley Stoke; On-site; GBP 75,000 - 95,000; Full time

Job summary

A leading company in Bradley Stoke is seeking a Senior Digital Design Engineer with over 10 years of experience in ASIC developments. The role involves leading projects in a cutting-edge environment focused on industries like automotive and medical, with a competitive salary package that includes share options.

Benefits

Share options

Bonus scheme

Qualifications

• 10 years’ experience in IC Development with deep ASIC front-end design understanding.
• Experience as Technical Lead on successful project.
• Knowledge of SoC interconnect protocols and integration of 3rd party IPs.

Responsibilities

• Take full-flow ownership from digital specification to RTL design flow for complex ASIC blocks.
• Lead complex IP design and/or full ASIC design from specification to full RTL.

Skills

ASIC Development

RTL Design

Functional Verification

System Verilog

SoC Knowledge

Interconnect Protocols

Tools

VHDL

Verilog

Job description

Social network you want to login/join with:

Application Specific Integrated Circuit Design Engineer, bradley stoke

col-narrow-left

Client:

IC Resources

Location:

bradley stoke, United Kingdom

Job Category:

Other

-

EU work permit required:

Yes

col-narrow-right

Job Views:

2

Posted:

31.05.2025

Expiry Date:

15.07.2025

col-wide

Job Description:

Bristol or Oxford – 3 days onsite

An exciting opportunity has arisen for a Senior Digital Design engineer to make the next step in their career and join an industry leading company designing ASICs for customers ranging from start-ups to blue chip companies, in industries including automotive, medical, space and mobile technology companies.

To be considered you must have around 10 years’ experience in industry working on ASIC developments and IP design, with at least one successful project as Technical Lead. Part of the role includes Take full-flow ownership of all stages of the digital specification to RTL design flow, for complex ASIC blocks.

• 10 years’ experience working in IC Development with a deep understanding of all aspects of ASIC front-end design, from specification to RTL, and with a basic understanding of RTL to tape out flow.
• RTL Design - VHDL or Verilog
• Functional verification – ideally a good knowledge of System Verilog and the use of techniques such as assertions and coverage driven verification.
• SoC knowledge – including the selection and integration of 3rd party IPs
• Experience in SoC interconnect protocols (AXI3, AXI4, AXI4-Lite, ACE, AXI5, AXI5)
• Experience to lead one complex IP design and/or full ASIC design, from specification to full RTL.

To be considered for this role you must have full UK working rights and be able to work onsite 3 days per week in Bristol.

On offer alongside a base salary (£75,000-£95,000) will be share options and a bonus scheme.

For more information, please contact Rachel Mason at IC Resources.