Senior Hardware Design Engineer (opens in a new tab)

DesiCV; Paris; Hybrid; EUR 90,000 - 130,000; Full time

Benefits offered by this job

Stock options

Relocation bonus

Healthcare

Pension

Professional development

25 days PTO

Public transport subsidy

Job summary

Arago is seeking a senior hardware engineer to design and verify RTL blocks for its high-performance compute platforms. You will collaborate with system software and architecture teams to ensure proper integration and timing, while developing verification infrastructures for both simulation and hardware testbenches.

Requirements include extensive RTL design experience (Verilog/SystemVerilog), solid digital architecture knowledge, and familiarity with ASIC/FPGA flows.

Qualifications

• Extensive experience in RTL design with Verilog/SystemVerilog.
• Strong understanding of digital architecture including memory hierarchy and system integration.
• Proficiency in functional verification, testbenches, assertions, coverage, and debugging (UVM a plus).
• Familiarity with ASIC/FPGA design flows including synthesis and timing closure.

Responsibilities

• Design, implement, and verify RTL blocks for memory, control, and compute subsystems.
• Collaborate with system software and architecture teams to define block specifications and ensure performance alignment.
• Develop and maintain functional verification infrastructure for simulation and hardware testbenches.
• Support synthesis, timing analysis, and backend integration with CAD engineers.
• Contribute to architectural exploration and hardware-software co-design for future compute platform iterations.

Skills

RTL design

Digital architecture

Functional verification

ASIC/FPGA flows

English proficiency

French a plus

Job description

Meet Arago and the Aragonians

Arago is an AI and computer hardware company whose mission is to drive the course of history forward. We do so by accelerating breakthroughs at the intersection of AI and semiconductors.

Founded in 2024 by AI researchers and physicists with deep expertise in photonics, electronics, software, mathematics, and machine learning, Arago brings together a lean team of engineers and scientists from the world’s top companies and research labs.

Composed of nine nationalities and operating from hubs in France, North America, and Israel, we believe in great science and fast achievements. Our work is guided by these core principles:

1. Do great things: we deliver work we’re proud to sign our name to.




2. High velocity: speed matters. We move quickly, one step at a time.




3. One unit: we’re all in this together, with relationships grounded in trust, respect, and camaraderie.

Arago is backed by executives from Apple, Arm, Nvidia, Microsoft, and Hugging Face, as well as prominent US and European deeptech venture firms and exited founders.

What you’ll do

Design and verify custom digital hardware components and architectures that enable high-performance, tightly integrated computation workloads and interface Arago’s custom tensor unit for advanced AI/ML applications.

Responsibilities

• Design, implement, and verify RTL blocks for memory, control, and compute subsystems within Arago’s custom multiphysics computation unit.




• Collaborate with Arago’s system software and architecture teams to define block-level specifications and ensure alignment with performance and integration goals.




• Develop and maintain functional verification infrastructure to validate design correctness across simulation and hardware testbenches.




• Support synthesis, timing analysis, and backend integration, working closely with Arago’s physical design and CAD engineers.




• Contribute to architectural exploration and hardware-software co-design efforts to shape future iterations of Arago’s compute platform.

Required Skills and Experience

• Extensive experience in RTL design (Verilog/SystemVerilog) for control logic, datapaths, memory subsystems, and specialized processing units.




• Strong understanding of digital architecture, including pipelining, arbitration, memory hierarchy, and system-level integration.




• Proficiency in functional verification, including testbench development, assertions, coverage metrics, and debugging (UVM experience is a plus).




• Familiarity with ASIC and FPGA design flows, including synthesis, timing closure, and DFT.




• Comfortable working across the full hardware stack — from architectural specification and microarchitecture to physical implementation support.




• Language: English at a proficient level. French is a plus.

Pay and benefits

• Competitive cash compensation, with final package based on location, experience, and the pay of team members in similar positions.




• Meaningful stock option plan offered at the earliest stage of the company (included in the majority of full time offers).




• Relocation bonus and coverage of moving expenses for relocation within 20 minutes of the company’s location.




• Healthcare coverage (including family-friendly options), pension contributions, professional development support, and 25 days of PTO, in addition to public holidays.




• Ownership of a key technical domain, with significant vertical and/or horizontal growth opportunities, based on performance and individual drive.




• Reimbursement of 50% of the public transport subscription fee.




• A high-paced, multicultural (with 9 nationalities), and engineering-led environment.