SoC / ASIC Architect | Semiconductor & Security Technologies

Oesía Group

Rivas-Vaciamadrid

On-site

EUR 75,000 - 110,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Grupo Oesía seeks an experienced SoC/ASIC Architect to define and evolve high-value architectures for advanced integrated circuits.

You will design architectures around RISC-V/ARM and coordinate with Front-End/Back-End teams to drive successful tape-outs, integration, and silicon validation across multidisciplinary groups.

Qualifications

  • Experience in architecture and development of complex ASICs/SoCs.
  • Participation in at least one complete ASIC development lifecycle.
  • Hands-on ASIC tape-outs and fabrication experience.

Responsibilities

  • Define and evolve complex SoC and ASIC architectures.
  • Design architectures based on RISC-V, ARM or equivalent processor technologies.
  • Define the architecture and integration strategy for third-party IPs and complex subsystems.
  • Make key architectural decisions considering system requirements, integration and implementation constraints.
  • Work closely with Front-End and Back-End teams, supporting the evolution of the architecture through implementation.
  • Collaborate with verification teams using advanced methodologies such as UVM.
  • Support architecture-related activities throughout DFT, ATPG, MBIST/LBIST, tape-out and silicon validation.
  • Participate throughout the complete ASIC lifecycle, from architecture and design through tape-out, fabrication and silicon validation.
  • Coordinate technical activities with foundries, design houses, technology centres and IP providers.
  • Provide technical guidance and contribute to architectural decisions within multidisciplinary ASIC design and engineering teams.

Skills

ASIC architecture
RISC-V/ARM
UVM verification
Cross-functional team
ASIC flows (Front-End/Back-End)
EDA tools (Cadence/Synopsys/Siemens)
Tape-out & silicon validation

Education

Telecommunications Engineering
Electronics
Industrial Engineering
Computer Engineering

Tools

Cadence
Synopsys
Siemens EDA

Job description

SoC / ASIC Architect (Global opportunity)

Our projects become technology that protects, connects and drives strategic sectors: our own. At Grupo Oesía, we work to ensure that innovation has a real impact, and we are looking for people who want to be part of this challenge.

WHAT WILL YOUR MISSION BE?

You will be part of a multidisciplinary team where you will design, develop and integrate technological solutions that become part of high-value projects for our clients.

WHAT WILL YOU DO ON A DAY-TO-DAY BASIS?

  • Define and evolve complex SoC and ASIC architectures for advanced integrated circuit developments.
  • Design architectures based on RISC-V, ARM or equivalent processor technologies.
  • Define the architecture and integration strategy for third-party IPs and complex subsystems.
  • Make key architectural decisions considering system requirements, integration and implementation constraints throughout the ASIC lifecycle.
  • Work closely with Front-End and Back-End teams, supporting the evolution of the architecture through implementation.
  • Collaborate with verification teams using advanced methodologies such as UVM.
  • Support architecture-related activities throughout DFT, ATPG, MBIST/LBIST, tape-out and silicon validation.
  • Participate throughout the complete ASIC lifecycle, from architecture and design through tape-out, fabrication and silicon validation.
  • Coordinate technical activities with foundries, design houses, technology centres and IP providers.
  • Provide technical guidance and contribute to architectural decisions within multidisciplinary ASIC design and engineering teams.

WHAT ARE WE LOOKING FOR?

  • Degree in Telecommunications Engineering, Electronics, Industrial Engineering, Computer Engineering or another relevant engineering discipline.
  • Professional experience in the architecture and development of complex ASICs and SoCs.
  • Participation in at least one complete ASIC development lifecycle.
  • Real hands-on experience in ASIC tape-outs and integrated circuit fabrication.
  • Experience defining complex SoC architectures based on RISC-V, ARM or equivalent architectures.
  • Experience with the integration of third-party IPs and complex subsystems.
  • Knowledge and practical experience in Front-End and/or Back-End ASIC flows.
  • Experience in advanced verification environments using UVM methodologies.
  • Knowledge of DFT, ATPG, MBIST/LBIST and silicon validation.
  • Experience using industry-standard EDA tools such as Cadence, Synopsys or Siemens EDA.
  • Experience working with multidisciplinary teams covering design, verification, physical implementation and test.

WHAT WOULD MAKE YOU STAND OUT?

  • Direct participation in successful ASIC tape-outs.
  • Experience working across multiple semiconductor technology nodes.
  • Experience with semiconductor technologies between 22 nm and 65 nm.
  • Strong experience in the definition and evolution of complex SoC architectures.
  • Previous experience providing technical leadership to ASIC design teams.
  • Experience coordinating technical activities with foundries, design houses, technology centres and IP providers.
  • Projects with a real technological impact.
  • Teams where sharing knowledge is part of the job.
  • Continuous professional development tailored to each role and individual.
  • An environment where engineering and people move forward together.

If you are motivated by taking on new technological challenges and being part of projects that leave a lasting mark, we would be delighted to meet you.

Build your career where technology has a purpose. At Grupo Oesía, we develop dual-use digital and industrial engineering projects in strategic sectors, strengthening key capabilities for Spain and Europe from our technology centres and alongside a team of more than 3,800 professionals based in Spain, Brussels, Latin America and Asia.

Cipherbit - Grupo Oesía is the first Spanish brand fully dedicated to cybersecurity and the development of secure communications and encryption solutions, certified by the CCN and NATO.

We work alongside the Armed Forces, Public Administrations and critical infrastructure organisations, both in Spain and internationally, contributing to strengthening Europe's strategic autonomy in cyber defence.

With nearly 50 years of experience, we have developed products and services that already benefit millions of people across healthcare, security and defence, space, telecommunications, finance, logistics and the agri-food sector. But what truly sets us apart are the people who make every one of these projects possible.

We want you to reach your full potential. That is why we create professional environments based on equal opportunities, inclusion and recognition of each person's talent. We foster an environment where talent can learn, collaborate and continue to grow, contributing new ideas and developing its full potential. Because innovation happens when different perspectives work towards a shared purpose.

If you are looking for a place to develop your career, take on new challenges and be part of projects with an impact, we would be delighted to meet you.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC / ASIC Architect | Semiconductor & Security Technologies
SoC / ASIC Architect | Semiconductor & Security Technologies

Cipherbit - Grupo Oesía • Rivas-Vaciamadrid

On-site
EUR 90,000 - 120,000
RTL ASIC Engineer | Digital Design & Semiconductor Technologies
RTL ASIC Engineer | Digital Design & Semiconductor Technologies

Oesía Group • Rivas-Vaciamadrid

On-site
EUR 55,000 - 85,000
ASIC Technical Lead | Semiconductor & Security Technologies
ASIC Technical Lead | Semiconductor & Security Technologies

Oesía Group • Rivas-Vaciamadrid

On-site
EUR 90,000 - 130,000
ASIC Technical Lead | Semiconductor & Security Technologies
ASIC Technical Lead | Semiconductor & Security Technologies

Cipherbit - Grupo Oesía • Rivas-Vaciamadrid

On-site
EUR 90,000 - 120,000
RTL ASIC Engineer | Digital Design & Semiconductor Technologies
RTL ASIC Engineer | Digital Design & Semiconductor Technologies

Cipherbit - Grupo Oesía • Rivas-Vaciamadrid

On-site
EUR 55,000 - 75,000
ASIC Verification & Validation Engineer | Semiconductor Technologies
ASIC Verification & Validation Engineer | Semiconductor Technologies

Oesía Group • Rivas-Vaciamadrid

On-site
EUR 60,000 - 90,000
Senior Project Manager – ASIC / PRS | Space & Defence (Global Opportunity)
Senior Project Manager – ASIC / PRS | Space & Defence (Global Opportunity)

Oesía Group • Rivas-Vaciamadrid

On-site
EUR 90,000 - 120,000
DFT ASIC / SoC Engineer | Design for Test
DFT ASIC / SoC Engineer | Design for Test

Oesía Group • Rivas-Vaciamadrid

On-site
EUR 60,000 - 85,000
Senior Project Manager – ASIC / PRS | Space & Defence (Global Opportunity)
Senior Project Manager – ASIC / PRS | Space & Defence (Global Opportunity)

Cipherbit - Grupo Oesía • Rivas-Vaciamadrid

On-site
EUR 85,000 - 110,000
Responsable Técnico/a ASIC
Responsable Técnico/a ASIC

Cipherbit - Grupo Oesía • Rivas-Vaciamadrid

On-site
EUR 70,000 - 110,000