Sr. RTL Design Engineer

AMD

Markham

On-site

CAD 110,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

AMD benefits at a glance

Job summary

AMD is seeking an ASIC Design Engineer in Canada to contribute to PCIe IP development across server, client, and GPU products. You will work with IP and system architects on micro-architectural features and apply low‑power design techniques while preserving performance.

Successful candidates will have strong RTL experience, Verilog HDL, and familiarity with post‑silicon validation and design verification processes. This role emphasizes collaboration and innovation within a world‑class team.

Qualifications

  • Bachelor's or Master's degree in Computer or Electrical Engineering.
  • Strong knowledge of Verilog HDL and RTL design.
  • Experience with PCIe-based IP and silicon bring-up.
  • Familiarity with low-power design techniques and timing closure.

Responsibilities

  • Design IP RTL for AMD PCIe IP across server, client, GPU, and semi-custom.
  • Collaborate with IP and system architects on micro-architecture.
  • Apply low-power techniques while maintaining performance.
  • Support verification and debug throughout project stages.
  • Assist in post-silicon validation.

Skills

RTL design
Verilog HDL
PCIe IP
low power design
timing analysis
post-silicon validation
AI-assisted RTL design
multi-clock-domain design

Education

Bachelor's or Master's in Computer Engineering / Electrical Engineering

Tools

lint tools
CDC tools
RTL simulation tools
silicon bring-up

Job description

Overview

At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.


The Role

ASIC Design Engineer with hands‑on experience across all aspects of IP RTL design, including architecture development, RTL implementation, verification support, and silicon bring‑up. Proven expertise in leveraging and deploying AI‑generated RTL solutions in production silicon, driving improved design productivity, quality, and time‑to‑market while ensuring robust functionality and performance.


The Person


  • Exhibits relentless commitment to help the team meet quality and development goals on schedule

  • Drives to learn and perform at his or her highest potential in a technical capacity

  • Thrives in both a team environment and in individual contribution

  • Communicates openly and clearly in meetings, presentations, emails, and reports

  • Able to learn independently and acquire new skills required for the job

  • Creative and innovator and thinker who loves technical problems and detail‑oriented tasks


Key Responsibilities


  • IP RTL design for AMDs PCI Express (PCIe) IP used for all next generation server, clients, GPU and Semi‑custom products.

  • Work closely with IP and system architects to micro‑architect cutting edge features.

  • Apply low power design techniques to existing logic and maintain overall system performance.

  • Focus on timing, LINT and CDC closure to ensure high quality RTL.

  • Support verification and debug of the ASIC throughout various stages of the project.


Preferred Experience


  • Strong working experience in RTL coding using Verilog HDL

  • Strong experience with integrating AI‑assisted design methodologies into advanced semiconductor development flows from concept through tapeout and post‑silicon validation.

  • Experience in design with multiple clock domains

  • Experience in using lint and CDC tools

  • Experience in developing specification

  • Understanding of high‑speed I/O protocols (PCIe, USB, SATA, Ethernet…)


Academic Credentials


  • Bachelors or Masters degree in Computer Engineering/ Electrical Engineering


Location

Markham, Vancouver, Ottawa


Benefits

Benefits offered are described: AMD benefits at a glance.


Equal Opportunity

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.


Responsible AI

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s \"Responsible AI Policy\" is available here.


Current Vacancy

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. RTL Design Engineer
Sr. RTL Design Engineer

AMD • Markham

On-site
CAD 110,000 - 160,000
AMD benefits at a glance
Digital Design Engineer
Digital Design Engineer

Advanced Micro Devices • Vancouver

Hybrid
CAD 90,000 - 130,000
RTL Design Engineer
RTL Design Engineer

Advanced Micro Devices • Ottawa

On-site
CAD 120,000 - 170,000
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Advanced Micro Devices • Markham

Hybrid
CAD 140,000 - 190,000
Hybrid work arrangement
Senior Physical Design Engineer
Senior Physical Design Engineer

AMD • Markham

Hybrid
CAD 120,000 - 160,000
AMD benefits
ASIC Design Engineer
ASIC Design Engineer

AMD • Markham

On-site
CAD 110,000 - 150,000
Data Accelerator - RTL Design Engineer – Lead
Data Accelerator - RTL Design Engineer – Lead

AMD • Markham

Hybrid
CAD 90,000 - 130,000
Design Verification Engineer (1-Year Contract)
Design Verification Engineer (1-Year Contract)

Advanced Micro Devices • Ottawa

On-site
CAD 90,000 - 120,000
Design Verification Engineer
Design Verification Engineer

AMD • Vancouver

Hybrid
CAD 90,000 - 150,000
AMD benefits
IP Post-Silicon Validation Lead
IP Post-Silicon Validation Lead

AMD • Markham

Hybrid
CAD 110,000 - 160,000