Memory Compiler Support and Development Lead

Advanced Micro Devices

Markham

On-site

CAD 110,000 - 140,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD in Markham, Ontario is seeking an experienced Memory IP Engineer to own and deliver memory compiler definitions across AMD products. You will work with architects, hardware and firmware teams to meet feature and timing requirements.

The role focuses on ensuring all memories meet stringent AMD specs, with opportunities to lead development of custom memory compilers for specialized applications. The position requires strong Verilog knowledge, memory validation and scripting skills, and

Qualifications

  • Experience with ROM/SRAM/TCAM architectures and validation.
  • Strong memory validation skills (DFM, DRC, ERC, LVS).
  • Proficiency in Verilog and memory compiler familiarity.
  • Willingness to collaborate across sites/time zones.

Responsibilities

  • Owns definition, quality, delivery for multiple memory compilers for all AMD products.
  • Collaborate with architects, hardware engineers, and firmware engineers to understand feature and timing requirements.
  • Lead discussions for next‑generation memory requirements with a 3rd‑party vendor, and ensuring sufficient silicon validation is achieved.
  • Lead inhouse memory compiler development.

Skills

Verilog
Memory design
Problem solving
Team collaboration

Education

Bachelor’s or Master’s degree in Computer or Electrical Engineering

Tools

Liberty files
Spice simulation
UNIX scripting
ASIC design flows

Job description

What you do at AMD changes everything

At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity, and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Together, we advance your career.

The Role

Our team is responsible for delivering and supporting 3rd Party IPs such as SRAM & ROM compilers, in addition to in‑house Macro/IP development. All IPs need to meet AMD’s functionality, performance, and technology requirements while integrating seamlessly within the AMD design ecosystem. We are exposed to bleeding‑edge technologies and play a major role in shaping AMD’s roadmap and future products.

The focus of this role is to be the primary technical interface with a 3rd‑party vendor supplying compiled memories. The candidate will be responsible to ensure that all memories used within AMD are compliant to our stringent requirements and will not present any issues to customers that use them. In addition, there may be opportunity to lead development of custom memory compilers for specialized applications.

The Person

You have a passion for modern, complex processor architecture, digital and memory design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem‑solving skills and are willing to learn and ready to take on problems.

Key Responsibilities
  • Owns definition/quality/delivery/support for multiple memory compilers for all AMD products
  • Collaborate with architects, hardware engineers, and firmware engineers to understand feature and timing requirements
  • Lead discussions for next‑generation memory requirements with a 3rd‑party vendor, and ensuring sufficient silicon validation is achieved
  • Lead inhouse memory compiler development
Preferred Experience
  • Proficient understanding of ROM/SRAM/TCAM architecture, operation, and requirements
  • Expertise in basic Memory validation - including DFM, DRC, ERC, Functionality, LVS, Spice Checks, Trend Analysis
  • Experience in enhanced Memory validation - including EMIR analysis, Physical Integration, Rout ability, and Spice Characterization
  • Working knowledge of Verilog, liberty files, spice simulation, and ASIC design flows
  • Comfortable with script programming, such as C-shell, Makefile, Perl, or TCL languages in a UNIX environment
  • Memory (compiler) and physical design
Academic Credentials
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Location

Markham, ON

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee‑based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third‑party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SoC Data Path Engineer
SoC Data Path Engineer

Advanced Micro Devices • Markham

Hybrid
CAD 110,000 - 150,000
AMD benefits at a glance
3D IC and ADVANCED PACKAGING CAD ENGINEER
3D IC and ADVANCED PACKAGING CAD ENGINEER

AMD • Markham

Hybrid
CAD 120,000 - 180,000
SoC Data Path Engineer
SoC Data Path Engineer

AMD • Markham

Hybrid
CAD 110,000 - 150,000
SoC DFX Staff Engineer
SoC DFX Staff Engineer

Socket.dev • Ottawa

On-site
CAD 100,000 - 140,000
AMD benefits at a glance
Data Accelerator - RTL Design Engineer – Lead
Data Accelerator - RTL Design Engineer – Lead

AMD • Markham

Hybrid
CAD 90,000 - 130,000
SoC DFX Staff Engineer
SoC DFX Staff Engineer

AMD • Markham

On-site
CAD 90,000 - 130,000
Post Silicon Validation Manager
Post Silicon Validation Manager

Advanced Micro Devices • Markham

Hybrid
CAD 120,000 - 180,000
AMD benefits
System Firmware Technical Engineer (1 yr contract)
System Firmware Technical Engineer (1 yr contract)

AMD • Markham

Hybrid
CAD 90,000 - 130,000
Hybrid work model
RTL Design Engineer
RTL Design Engineer

Advanced Micro Devices • Ottawa

On-site
CAD 120,000 - 170,000
IP Post-Silicon Validation Lead
IP Post-Silicon Validation Lead

Advanced Micro Devices • Markham

Hybrid
CAD 120,000 - 160,000