Layout Design Intern (Fall 2026)

Ciena Corporation; Ottawa; Hybrid; CAD 36,000 - 48,000; Part time

Job summary

Ciena in Ottawa, Ontario is offering a 4-month co-op/internship starting September/October 2026 in advanced analog/mixed-signal layout. You’ll work with senior designers on layout feasibility, floorplanning, and routing for high-speed circuits in deep sub-micron CMOS.

You'll gain hands-on experience with Cadence Virtuoso and Calibre, perform DRC/LVS/EM/IR drop checks, and collaborate across hardware teams to mitigate risks early in the design cycle.

Qualifications

• Actively enrolled in a degree program in Electrical Engineering or related field.
• Hands-on experience with custom analog and mixed-signal layout in deep sub-micron CMOS technologies.
• Strong understanding of floorplanning, device matching, parasitic minimization and IR drop considerations.
• Experience creating custom layouts for analog/mixed-signal blocks such as op-amps or current mirrors.
• Familiarity with semiconductor manufacturing processes and foundry design rules.
• Proficient with layout tools like Cadence Virtuoso and Calibre.
• Ability to interpret and debug DRC and LVS reports.

Responsibilities

• Contribute to layout feasibility studies with senior analog designers.
• Develop custom layouts for analog/mixed-signal blocks, including floorplanning and routing.
• Perform comprehensive physical verification (DRC/LVS/EM/IR drop) to ensure layout quality.
• Explore new layout tool features to improve efficiency and productivity.
• Collaborate with circuit designers and layout engineers to mitigate risks early in the design cycle.
• Provide status updates and participate in team meetings and knowledge-sharing.

Skills

Analog layout

Mixed-signal layout

Floorplanning

Device matching

Parasitic minimization

IR drop considerations

CMOS technology

DRC/LVS interpretation

Cross-team collaboration

Education

Currently enrolled in Electrical Engineering or related field

Tools

Cadence Virtuoso

Calibre

Job description

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We're a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being-on and off the job. Connect with a career that matters.

The Opportunity:

Work term of 4 months starting in Spetember/October 2026. The WaveLogic™ family of products is a cornerstone of Ciena's optical fiber transmission solutions and a key contributor to the company’s leadership in the global telecommunications industry. This opportunity provides hands‑on exposure to advanced high-speed analog and mixed-signal circuit design within a team that has contributed to more than three decades of innovation in broadband fiber‑optic modems. The role offers the opportunity to contribute to next‑generation high-speed circuit development in a collaborative engineering environment.

How you will make an impact:

• Contribute to layout feasibility studies in partnership with senior analog designers, evaluating design trade-offs and layout strategies for high-speed circuits
• Develop custom layouts for advanced analog and mixed-signal blocks, following structured methodologies for floorplanning, placement, and routing
• Execute comprehensive physical verification, including design rule checks (DRC), layout versus schematic (LVS), electromigration (EM), and infrared (IR) drop analysis to ensure layout quality and reliability
• Explore new layout tool features, flows, and processes to enhance efficiency and productivity
• Collaborate closely with circuit designers and layout engineers to identify and resolve layout-related risks early in the design cycle
• Provide clear status updates and participate in team meetings, design discussions, and knowledge‑sharing activities

The must haves:

• Education: Actively enrolled in a degree program in Electrical Engineering or a related field
• Hands‑on experience with custom analog and mixed‑signal layout design in deep sub‑micron complementary metal‑oxide semiconductor (CMOS) technologies
• Strong understanding of layout techniques, including floorplanning, device matching, parasitic minimization, shielding, electromigration, and IR drop considerations
• Experience creating custom layouts for analog or mixed‑signal blocks such as operational amplifiers or current mirrors
• Familiarity with semiconductor manufacturing processes and foundry design rules
• Experience using industry‑standard layout tools such as Cadence Virtuoso and Siemens Calibre
• Ability to interpret and debug DRC and LVS reports effectively

Nice to haves:

• Exposure to high‑speed data converter or phase‑locked loop (PLL) layout design
• Familiarity with bipolar CMOS (BiCMOS) technologies
• Scripting experience using PERL or SKILL to support layout automation or productivity improvements
• Experience collaborating in cross‑functional hardware design teams
• Strong analytical skills with the ability to proactively identify layout‑sensitive circuit structures

Pay Range:

The hourly pay rate for this position is $25.50- $35.00. Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

• In addition to competitive compensation, Ciena offers students access to the Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation pay as required by applicable laws

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard.

Ciena values the diversity of its workforce and respects its employees as individuals.

We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Meet the people who are shaping the future of communication and explore the culture we’ve built together at CienaLife.

Dig deeper into who we are, what we do, and what you can expect as a member of our team.