Design Verification Engineer All Levels

CELERO COMMUNICATIONS INC; Ottawa; Hybrid; CAD 85,000 - 125,000; Full time

Job summary

A leading semiconductor company is hiring ASIC Verification Engineers at all levels. In this role, you will develop and implement comprehensive verification plans for innovative optical transceiver designs, work collaboratively with cross-functional teams, and contribute to ensuring the reliability and performance of ASIC developments. This position offers competitive compensation and hybrid work options in Ottawa.

Benefits

Competitive compensation packages

Flexible work environment with hybrid options

Qualifications

• 2+ years experience in ASIC verification, up to 15+.
• Knowledge of low-power design techniques is beneficial.
• Experience with scripting languages (e.g., Python, Tcl) is a plus.

Responsibilities

• Develop and implement verification plans for complex ASIC designs.
• Design and maintain testbenches using SystemVerilog and UVM.
• Perform code and functional coverage analysis.

Skills

Problem-solving

Communication

Teamwork

Proficiency in Verilog

Proficiency in SystemVerilog

Understanding of ASIC verification flows

Education

Bachelor’s or higher degree in Electrical Engineering

Tools

SystemVerilog

UVM

MATLAB

C/C++

Job description

Get AI-powered advice on this job and more exclusive features.

Celero is hiring ASIC Verification Engineers at All levels.

Location: Ottawa, Canada and Cordoba, Argentina (Hybrid Work Options Available)

Introduction: Celero is seeking skilled and motivated ASIC Verification Engineers to join our dynamic team. You will play a key role in the development of optical transceivers for next-generation optical modems, ensuring the functionality and reliability of our ASIC designs.

What You Will Do:

• Develop and implement verification plans for complex ASIC designs.
• Design and maintain testbenches using SystemVerilog and UVM.
• Create and execute test cases to verify functionality, performance, and power requirements.
• Debug and resolve issues in collaboration with design and system teams.
• Develop and maintain reusable verification components and environments.
• Perform code and functional coverage analysis to ensure thorough verification.
• Collaborate with cross-functional teams on system integration and validation.

What You Will Bring:

• Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.
• Minimum of 2+ years of experience in ASIC verification up to 15+.
• Proficiency in Verilog, SystemVerilog, UVM.
• Strong understanding of ASIC verification flows and methodologies.
• Experience with formal verification techniques.
• Knowledge of MATLAB and C/C++ for system simulation and evaluation.
• Knowledge of low-power design techniques.
• Excellent problem-solving, strong communication and teamwork skills.

Preferred Skills:

• Experience with scripting languages (e.g., Python, Tcl, Perl)
• Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques.
• Understanding of Optical Communication Standards is a plus.
• Ability to multitask and adapt to a fast-paced, dynamic environment.

Why join Celero:

• Be part of a highly collaborative and innovative team working on cutting-edge technologies.
• Competitive compensation packages and a flexible work environment with hybrid work options.

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Industries

  Semiconductor Manufacturing

Referrals increase your chances of interviewing at CELERO COMMUNICATIONS INC by 2x

Sign in to set job alerts for “Design Verification Engineer” roles.

Optical Verification Engineer Co-op/Intern

Optical Modem Hardware Intern (Fall 2025)

Senior FPGA Design/Verification Engineer

Silicon Validation, Staff Engineer - 9507

Staff Verification Engineer, Security IP

ASIC Digital Backend Physical Design and DFT Engineer

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.