Senior Digital Design Engineer

ICsense

Vlaanderen

Sur place

EUR 70 000 - 110 000

Plein temps

14 jours+

Recevez plus de réponses des employeurs

Envoyez un CV adapté au poste en quelques minutes.

Avantages offerts par ce poste

Competitive salary
Team activities
Growth potential
Training opportunities
International projects

Résumé du poste

ICsense is seeking a Senior Digital Design Engineer to study, design and verify high-quality ICs. You will lead the digital content of mixed-signal ASICs and coordinate with customers, suppliers, and internal teams on a global scale.

The role requires hands-on front-end design in VHDL/Verilog/SystemVerilog, plus verification with SystemVerilog/UVM and strong collaboration skills. English fluency and a proactive mindset are essential.

Qualifications

  • Four+ years of experience in digital IC design.
  • Experience with front-end ASIC/FPGA design in VHDL and/or Verilog/SystemVerilog.
  • Front-end verification experience, preferably SystemVerilog + UVM, with directed and constrained tests.
  • Synthesis, LEC, STA; knowledge of UPF/CPF and DFT/ATPG is a plus.
  • Scripting and programming skills (Python, C) are a plus.
  • Experience with SPI, I2C, UART, CAN, LIN, DSP, FSM, MCU.
  • Strong communication and ability to work in teams; fluent English.

Responsabilités

  • Study, specification, design and verification of high-quality digital and mixed-signal ICs
  • Write digital specifications for mixed-signal ICs, make area and power estimations
  • Technical team lead for the digital content of mixed-signal ASICs including interaction with customers, suppliers and the internal ASIC development team
  • Lead, attend and present at project/review meetings worldwide
  • Coach junior engineers in design, verification and testing of integrated circuits and improve their level of technical expertise and knowledge of the total business
  • Work together with international customers and communicate efficiently to successfully complete the project
  • Write documentation

Connaissances

Digital IC design
VHDL
Verilog/SystemVerilog
Front-end verification
Synthesis/STA
LEC/DFT/ATPG
Python/C
SPI/I2C/UART/CAN
Teamwork/communication
English fluency

Outils

UVM
Python
C
SystemVerilog

Description du poste

The job location can be Leuven or Ghent.

Scope

The Senior Digital Design Engineer is responsible for the study, design and verification of high quality ICs, technical team lead in challenging projects and the coaching of junior engineers.

Responsibilities

  • Study, specification, design and verification of high-quality digital and mixed-signal ICs
  • Write digital specifications for mixed-signal ICs, make area and power estimations
  • Technical team lead for the digital content of mixed-signal ASICs including interaction with customers, suppliers and the internal ASIC development team
  • Lead, attend and present at project/review meetings worldwide
  • Coach junior engineers in design, verification and testing of integrated circuits and improve their level of technical expertise and knowledge of the total business
  • Work together with international customers and communicate efficiently to successfully complete the project
  • Write documentation

Competencies

  • You are a dynamic and highly motivated engineer with at least four years of experience in digital IC design
  • You have experience with front-end ASIC or FPGA design in VHDL and/or Verilog and/or SystemVerilog
  • You have experience with front-end verification, preferably in SystemVerilog + UVM, to write directed tests, constrained randomized tests and to gather and interpret metrics such as code/condition/FSM/toggle/functional coverage
  • You have experience with digital synthesis, logic equivalence checking (LEC) and Static Timing Analysis (STA) Experience with UPF and/or CPF and DFT and ATPG is a plus
  • Experience with scripting and programming languages such as Python and C is a plus
  • Experience with any of the following protocols and techniques is a plus: SPI, I2C, UART, CAN, LIN, SENT, DSP, CRC, FSM design, MCU
  • You are a self-motivated, efficient professional able to work alone or in teams
  • You offer quality and reliability to colleagues, customers and management, willing to share knowledge and able to communicate efficiently
  • You are fluent in English, both written and spoken

Our offer

  • The job location can be Leuven or Ghent
  • An attractive salary package with a variety of extra benefits
  • A stimulating and pleasant working environment with regular team activities
  • A financially healthy company with growth potential
  • Possibility to continuously learn and grow through in-house and external trainings
  • Become a part of next generation innovative IC developments for international customers in micro-electronics, automotive, medical and industrial companies
Obtenez votre examen gratuit et confidentiel de votre CV.
ou faites glisser et déposez votre fichier ici.
Similar jobs

Postes similaires à comparer

Senior Digital Design Engineer
Senior Digital Design Engineer

ICsense • Vlaanderen

Sur place
EUR 55 000 - 75 000
Attractive salary package
Continuous learning opportunities
Regular team activities
Senior Digital Design Ingenieur M/V/X
Senior Digital Design Ingenieur M/V/X

ICSENSE • Heverlee

Sur place
EUR 50 000 - 70 000
Attractive salary package
Pleasant working environment
Opportunities for training and growth
Application Specific Integrated Circuit Design Engineer
Application Specific Integrated Circuit Design Engineer

Vivid Resourcing • Vlaams-Brabant

Sur place
EUR 60 000 - 90 000
Digital Verification Engineer
Digital Verification Engineer

EURAXESS Ireland • Heverlee

Sur place
EUR 60 000 - 80 000
Market-appropriate salary
Fringe benefits
Support for personal development
Digital Verification Engineer
Digital Verification Engineer

Euraxess • Heverlee

Sur place
EUR 60 000 - 80 000
Market-appropriate salary
Fringe benefits
Investment in professional development
Digital Verification Engineer
Digital Verification Engineer

EURAXESS Czech Republic • Heverlee

Sur place
EUR 55 000 - 70 000
Market-appropriate salary
Fringe benefits
Professional development opportunities
Digital FE Design Engineer
Digital FE Design Engineer

EURAXESS Czech Republic • Heverlee

Sur place
EUR 50 000 - 70 000
Market-appropriate salary
Fringe benefits
Training through imec.academy
Digital FE Design Engineer
Digital FE Design Engineer

Euraxess • Heverlee

Sur place
EUR 50 000 - 70 000
Market-appropriate salary
Fringe benefits
Support for professional development
Digital FE Design Engineer
Digital FE Design Engineer

EURAXESS Ireland • Heverlee

Sur place
EUR 50 000 - 65 000
Market-appropriate salary
Fringe benefits
Opportunities for professional development
+1
Senior Digital FE Design Engineer
Senior Digital FE Design Engineer

EURAXESS Czech Republic • Heverlee

Sur place
EUR 70 000 - 90 000