Field-Programmable Gate Arrays Engineer

IMC Trading

Sydney

On-site

AUD 120,000 - 180,000

Full time

14 days+

Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

A leading global market maker seeks a Field-Programmable Gate Arrays Engineer to work at the forefront of trading technology in Sydney. In this role, you'll design hardware solutions that drive market data processing and trading execution with unrivaled speed and precision, directly impacting trading outcomes. The ideal candidate will have extensive experience in financial systems and FPGA technologies, driving innovation by optimizing performance and reliability in ultra-competitive markets.

Qualifications

5+ years' experience in financial markets or FPGA and software co-design.
Extensive FPGA or ASIC knowledge, proficiency in VHDL, Verilog, or SystemVerilog.
Strong skills in Python and C++ required.

Responsibilities

Architect and deploy FPGA solutions for ultra-low latency trading.
Collaborate to translate trading strategies into hardware logic.
Optimize system performance through extensive analysis.

Skills

FPGA technologies

Financial markets

Python

C++

Digital design principles

Education

BS/MS/PhD in Electrical Engineering

Tools

Vivado

Quartus

Synplify

Job description

Join to apply for the Field-Programmable Gate Arrays Engineer role at IMC Trading

6 days ago Be among the first 25 applicants

Join to apply for the Field-Programmable Gate Arrays Engineer role at IMC Trading

Get AI-powered advice on this job and more exclusive features.

IMC is a leading global market maker, driven by technology and built on a foundation of continuous innovation. Our teams blend trading expertise, advanced research, and world-class engineering to provide liquidity across exchanges and asset classes.

At IMC, speed and precision are essential. Our FPGA engineers play a critical role in designing and deploying hardware systems that sit on the absolute front line of trading—processing market data, making decisions, and executing trades in nanoseconds. These systems are custom-built to deliver ultra-low latency and deterministic performance, giving us a decisive edge in highly competitive markets. As part of the FPGA team, you’ll work closely with traders and technologists to build hardware that directly shapes trading outcomes

We're looking for an exceptional FPGA Engineer to help us push the limits of performance and redefine what's possible in a competitive technological landscape where the best trading idea alone doesn’t cut it anymore. Instead, only the best trading ideas that are enabled via robust, scalable and fast technology win.

Your Core Responsibilities:

Architect, design, and deploy FPGA-based solutions for parsing market data and executing trades with ultra-low latency.
Collaborate with traders and developers to translate strategy requirements into real-time hardware logic.
Analyse and optimize system performance at every level—from transceiver tuning to logic layout.
Develop and maintain a robust simulation and testing framework to ensure system reliability.
Monitor and improve FPGA performance in live trading environments through benchmarking and profiling.
Explore emerging technologies and bring new ideas to continually sharpen our hardware advantage.

Your Skills and Experience:

5+ years’ experience in financial markets, exchange protocols (FIX, OUCH, ITCH), or co-designing FPGA and software systems.
BS/MS/PhD in Electrical Engineering, Computer Engineering, or related field.
Extensive experience with FPGA or ASIC technologies, including proficiency in either VHDL, Verilog, or SystemVerilog.
Strong engineering skills in Python, C++ or C.
Solid understanding of digital design principles, including pipelining, flow control, and clock domain crossing.
Experience with FPGA development tools and toolchains (Vivado, Quartus, Synplify, etc.).
Proven ability to optimize for low latency and high throughput in production systems.
Familiarity with networking protocols (e.g., Ethernet, TCP, UDP).

Seniority level