Wireless Design Verification Engineer

Apple; Irvine (CA); On-site; USD 150,000 - 190,000; Full time

Job summary

Apple seeks a Senior Wireless Verification Engineer to lead subsystem verification and architect UVM testbench environments for wireless controllers, datapaths, and SOC integration. You will develop constrained random scenarios, drive regression infrastructure, and guide cross-functional verification decisions across Apple’s product ecosystem.

The role emphasizes automated verification, performance metrics, and scalable verification solutions to ensure first-time-right silicon for next-gen

Qualifications

• BS in Electrical Engineering or related field required.
• 10+ years of relevant industry experience.

Responsibilities

• Lead subsystem-level verification from test planning, environment definition, and design bring-up through feature closure.
• Architect sophisticated UVM testbench environments, infrastructure frameworks, and reusable verification IP with automation capabilities.
• Develop constrained random scenarios for complex protocol and multi-domain behaviors.
• Lead cross-functional collaboration to define verification requirements, debug complex issues, and drive decisions.
• Drive coverage-driven methodologies and metric analysis frameworks.

Skills

Python scripting

SystemVerilog

UVM

Cross-functional collaboration

Debugging complex issues

Verification planning

Education

BS in Electrical Engineering

Tools

DPI

BFMs

SystemVerilog

Job description

Cross-functional Collaboration Leadership Python

As a Senior Wireless Verification Engineer, you will be at the core of our wireless product's success, bridging domains, driving collaborations, and developing verification solutions to ensure excellent products. You will lead verification of controllers, datapaths, subsystems, protocols, low power capabilities, and SOC / integration frameworks. You will leverage and architect environments, develop scenarios, and utilize metrics. You'll develop verification strategies for wireless features enabling advanced applications across Apple's product ecosystem.

Responsibilities

• Lead subsystem-level verification from test planning, environment definition, and design bring-up through feature closure.
• Architect sophisticated UVM testbench environments, infrastructure frameworks, and reusable verification IP with automation capabilities.
• Develop constrained random scenarios for complex protocol, and multi-domain behaviors.
• Lead cross-functional collaboration to define verification requirements, debug complex issues, and drive decisions.
• Drive coverage-driven methodologies, and metric analysis frameworks.

Requirements

• Exposure to ASIC architectures including datapath operation, processing / hardware acceleration, and/or low-power mechanisms.
• Experience with applying system-models, DPI integration, bus functional models (BFMs), transaction-level modeling, and verification IP development.
• Proficiency in Python scripting for automation, metric analysis, and general infrastructure development.
• Technical leadership through example-driving verification strategies, establishing best practices, and delivering complex projects.
• Nice to have - exposure to formal verification, low-power methodologies, communication protocols, and/or analytical problem solving.
• Experience with large-scale regression infrastructure frameworks.
• Excellent communication skills and ability to influence cross-functional technical decisions.
• BS and a minimum of 10 years relevant industry experience.
• Demonstrated expertise verifying complex digital ASICs with track record of successful silicon tapeouts.
• Deep knowledge of ASIC verification flows with SystemVerilog and UVM including testbench architecture, verification planning, and coverage-driven methodologies.
• Experience developing verification environments from scratch and bringing up complex designs in simulation.
• Experience with constrained random testing, functional coverage, and assertion-based verification.
• Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Additional Information

Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions of Apple products worldwide. You'll be part of our vertically integrated organization shaping next-gen wireless technology from concept through production. As a Senior Wireless Design Verification Engineer, you'll ensure first-time-right silicon success through sophisticated testbenches, comprehensive scenarios, and cutting-edge verification methodologies-enabling multi-gigabit wireless technology connecting the world!

Your Match

How well this role fits your profile.

Confirmed H-1B sponsor. The Department of Labor record shows filings under APPLE INC. .

Filings 13,096

Approved 93.6%

Avg wage $158K

From public Department of Labor LCA disclosures. Sponsorship history is a signal about the employer, not a commitment on this role.