System FPGA Engineer

Qualcomm; Hillsboro (OR); On-site; USD 151,800 - 227,800; Full time

Job summary

Qualcomm Technologies, Inc. is seeking a Staff / Sr. Staff System FPGA Engineer to join the Engineering Group.

The role focuses on implementing FPGA architectures for control-plane and telemetry on next-gen server reference platforms, working with SoC, software, firmware, and hardware teams. You will contribute across RTL development, simulation, verification, and lab bring-up. This individual contributor role emphasizes hands-on RTL, cocotb-based test benches, Git workflows, and

Qualifications

• Bachelor's or Master’s degree in CS/Engineering or related field.
• 5+ years FPGA implementation and verification.
• Strong HDL knowledge (Verilog/SystemVerilog).
• Experience in FPGA design optimization and timing closure.
• Proficiency in Python for design automation and cocotb.
• Proficiency with Git/GitHub for version control and CI/CD workflows.
• Experience with interfaces such as I2C, UART, AXI4, PCIe, DDR5.

Responsibilities

• Implement RTL designs based on defined system architectures and translate specifications into synthesizable HDL.
• Develop and execute test benches and verification plans for FPGA designs.
• Perform FPGA synthesis, place-and-route, and timing closure using vendor toolchains.
• Test and debug FPGA designs in the lab using JTAG, logic analyzers, and oscilloscopes.
• Develop Python-based scripts and cocotb test benches for automation and verification infrastructure.
• Maintain and contribute to source-controlled design repositories using git/GitHub.
• Participate in peer code reviews, ensuring RTL quality and maintainability.
• Produce technical documentation covering implementation details and test results.
• Collaborate with hardware, firmware, and software teams during system bring-up and integration; some travel may be required.

Skills

FPGA implementation

Verbal written communication

Education

Bachelor or Master in CS/Engineering

PhD (optional)

Tools

Verilog/SystemVerilog

Python scripting

cocotb

Git/GitHub

FPGA toolchains (Vivado/Vitis, Quartus)

test benches & simulation

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > Systems Engineering

Our Mission

We are dedicated to transforming the industry by reimagining silicon and developing next-generation computing platforms. By joining our team, you'll collaborate with world-class engineers to create innovative solutions that push the limits of performance, energy efficiency, and scalability. Our focus is on developing reference platforms based on Qualcomm's Snapdragon SoC, delivering a comprehensive solution that includes hardware, software, reference designs, user guides, SDKs, and more.

About The Role

As a Staff / Sr. Staff System FPGA Engineer (individual contributor), you will work closely with the platform team and collaborate with cross-functional teams, including SoC, software, firmware, hardware, and component suppliers. You will be responsible for implementing defined FPGA architectures for control-plane and telemetry systems on next-generation server reference platforms. You will contribute hand‑on across RTL development, simulation, verification, testing, and lab bring‑up, while proactively identifying and escalating architectural concerns when implementation reveals issues that need to be addressed.

Key Responsibilities

• Implement RTL designs based on defined system architectures, translating specifications into synthesizable HDL.
• Develop and execute test benches and verification plans for FPGA designs using industry‑standard tools and frameworks.
• Perform FPGA synthesis, place‑and‑route, and timing closure using vendor toolchains.
• Test and debug FPGA designs in the lab using hardware bring‑up tools, JTAG, logic analyzers, and oscilloscopes.
• Identify implementation‑level issues and provide clear, constructive feedback to architects and senior engineers when design specifications require clarification or correction.
• Develop Python‑based scripts and cocotb test benches to support design automation, regression testing, and verification infrastructure.
• Maintain and contribute to source‑controlled design repositories using git and GitHub, following team branching and review workflows.
• Participate actively in peer code reviews, maintaining high standards for RTL quality, readability, and maintainability.
• Produce clear technical documentation covering implementation details, test results, and known issues.
• Collaborate with hardware, firmware, and software teams during system bring‑up and integration phases.
• Engage with suppliers, customers, and multi‑site team members as needed, with some travel expected to support these activities.

Qualifications

• Bachelor's or Master's degree in Computer Science/Engineering, Electrical Engineering, or a related field.
• 5+ years of experience in FPGA implementation and verification.
• Strong understanding of logic design and standard industry interfaces.
• Experience in FPGA design optimization.
• Proven experience with common interfaces such as I2C, UART, AXI4, PCIe, DDR5, or similar protocols.
• Proficiency in HDL development — Verilog and/or SystemVerilog — including simulation, test bench creation, synthesis, and debugging using CAD tools.
• Proficiency in Python scripting for design automation, test infrastructure, and tooling.
• Working knowledge of git and GitHub for version control, collaborative development, and CI/CD workflows.
• Experience with cocotb for Python‑based RTL verification.
• Hands‑on experience with FPGA development tools and hardware bring‑up.
• Strong written and verbal communication skills, including the ability to document findings and flag issues clearly.

Preferred Qualifications

• Master's degree in Computer Science/Engineering, Electrical Engineering, or a related field.
• 10+ years of hands‑on experience in FPGA implementation, verification, and system integration.
• Demonstrated experience implementing complex control-plane or telemetry functions on FPGA platforms within a defined architectural framework.
• Advanced proficiency with high-speed interfaces including SerDes, PCIe 5/6, DDR5, LPDDR5X, or similar.
• Experience with embedded soft‑core processor integration (e.g., MicroBlaze, NIOS II, or RISC‑V).
• Familiarity with vendor‑specific toolchains such as AMD/Xilinx Vivado/Vitis or Intel/Altera Quartus Prime.
• Experience authoring timing constraints (XDC/SDC) and performing timing closure on complex multi‑clock designs.
• Knowledge of Clock Domain Crossing (CDC) techniques and formal CDC analysis methodologies.
• Familiarity with SystemVerilog Assertions (SVA) and functional coverage methodologies.
• Experience with CI‑driven simulation and regression flows integrated with git‑based repositories.
• Background in server management standards such as IPMI, MCTP, PLDM, or OpenBMC ecosystems.
• Demonstrated AI‑first engineering mindset — comfortable leveraging AI‑assisted tools and workflows (e.g., code generation, automated documentation, intelligent debugging) to meaningfully enhance personal and team productivity.

Minimum Qualifications

• Bachelor's degree in Engineering, Information Systems, Computer Science, or related field and 4+ years of Systems Engineering or related work experience.
• Master's degree in Engineering, Information Systems, Computer Science, or related field and 3+ years of Systems Engineering or related work experience.
• PhD in Engineering, Information Systems, Computer Science, or related field and 2+ years of Systems Engineering or related work experience.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e‑mail disability‑[e-mail] or call Qualcomm's toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range And Other Compensation & Benefits

$151,800.00 - $227,800.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.