Standard Cell Design Methodology & Flow Engineer

Apple

San Diego (CA)

Presencial

USD 138.000 - 251.000

Jornada completa

hace 41 horas
Sé de los primeros/as/es en solicitar esta vacante

Una candidatura completa en un minuto

Currículum y carta de presentación personalizados, listos para enviar.

Supera los filtros ATS

Descripción de la vacante

Apple is seeking a Standard Cell Design Methodology & Flow Engineer to drive core digital design flows within a world-class engineering group in San Diego. You will work on standard cell library design, collaborate with CAD and foundry teams, and implement digital blocks in Verilog/SystemVerilog while ensuring rigorous verification.

Apply data analytics and ML approaches to monitor timing, power, and area trends, and continuously improve flow automation for faster delivery of high‑quality

Formación

  • BS degree and minimum 3 years of relevant industry experience.
  • Experience with standard cell library characterization, timing/power/CCS noise plots, and Liberty formats.
  • Proficiency with Verilog/SystemVerilog and various EDA tools for characterization, synthesis, place‑route, Verilog simulation, SPICE, DRC/LVS, RC extraction, and library characterization.

Responsabilidades

  • Interface with internal CAD team for planning production flows and with foundry on PDK requirements.
  • Collaborate with technology team on new process requirements and enable relevant tools/flows with design/CAD teams.
  • Implement sophisticated digital blocks in Verilog/SystemVerilog; run simulations or formal checks for verification.
  • Apply data analysis and ML techniques to study timing, power, and area trends and detect QA issues in large datasets.

Conocimientos

Data analysis
Machine learning
Python scripting
Flow automation

Educación

BS in Electrical Engineering or related field

Herramientas

Verilog/SystemVerilog
VHDL
EDA tools (characterization, synthesis, place‑route)
SPICE simulation
RC extraction
DRC/LVS

Descripción del empleo

Standard Cell Design Methodology & Flow Engineer

Do you have passion to join a world-class Digital Design Engineering group and take imaginative and revolutionary ideas and determine how to turn them into reality! You will apply engineering fundamentals and start from scratch if needed, bringing forward-thinking and groundbreaking ideas to the real world. You’ll help design the tools that allow us to bring customers experiences they’ve never-before envisioned. We have an extraordinary opportunity for Standard Cell Design Methodology and Flow Engineers. In this highly visible role, you will be at the heart of a processor design effort, working with the custom digital circuits team and library development, making a critical impact in delivering quality products to market quickly.

Description

Imagine yourself at the center of our cutting-edge processor design in deep submicron technologies, and on standard cell library designs. You will have the opportunity to integrate and come-up with new insights, as well as work with a team of talent engineers. In this role on our custom circuits team, you will:

  • Be the interface to internal CAD team for planning production flows and with foundry on PDK requirements.
  • Collaborate with technology team on new process requirements and work with design/CAD team to enable relevant tools/flows.
  • Implement sophisticated digital block in Verilog/SystemVerilog, run simulations or formal check for verification.
  • Use data analysis techniques and/or sophisticated Machine Learning models to study the circuit trends in timing, power, and area, and to potentially detect quality issues in large datasets.
Minimum Qualifications
  • BS and a minimum of 3 years of relevant industry experience
Preferred Qualifications
  • At least 5+ years in Library Characterization, Timing/Power/CCS Noise/Variation Modeling, Liberty Formats, Spice simulation, Static Timing and Power Analysis flows, etc.
  • Experience with timing modeling of large custom macros and complex sequential flops.
  • Exposure to Design For Test, scan concept and write DFT friendly RTL
  • Understands all aspects of implementation specification, design, timing, power, and flow automation.
  • Data analysis and ML knowledge to study data trend and perform QA on big dataset with automation
  • Flow automation skills in standard cells development and integration to improve execution efficiency. Experience of using Python/TCL/Perl
  • Knowledge of FE modeling/Verilog and/or VHDL, and experience with various EDA tools for characterization, synthesis, place-route, Verilog simulation, spice simulation, formal verification, DRC/LVS, RC extraction and/or library characterization.
  • Proven understanding of device physics and process.
  • Familiar with foundry ecosystem and benchmarking practice.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $137,500 and $250,700, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Standard Cell Design Methodology & Flow Engineer
Standard Cell Design Methodology & Flow Engineer

Apple, Inc. • Santa Clara (CA)

Presencial
USD 145.000 - 264.000
Circuit Design Engineer - Library
Circuit Design Engineer - Library

Apple Inc. • Santa Clara (CA)

Híbrido
USD 150.000 - 278.000
Stock options
Relocation assistance
Tuition reimbursement
Custom Library Design Lead
Custom Library Design Lead

Apple Inc. • San Diego (CA)

Presencial
USD 175.000 - 309.000
Employee stock purchase plan
RSU awards
Education reimbursement
+1
Custom Library Design Lead
Custom Library Design Lead

Apple • San Diego (CA)

Presencial
USD 175.000 - 309.000
Circuit Design Engineer - Library
Circuit Design Engineer - Library

Apple Inc. • San Diego (CA)

Híbrido
USD 142.000 - 263.000
Apple Employee Stock Plan
Bonuses/commissions eligibility
Relocation assistance
+2
Custom Circuits Design Engineer
Custom Circuits Design Engineer

Apple, Inc. • Santa Clara (CA)

Presencial
USD 150.000 - 278.000
Employee stock plans
Relocation assistance
Tuition reimbursement
+2
Logic Library Development Lead
Logic Library Development Lead

Apple Inc. • Santa Clara (CA)

Presencial
USD 175.000 - 309.000
Comprehensive medical coverage
Dental coverage
Employee stock purchase plan
+1
Digital Layout Design Engineer
Digital Layout Design Engineer

Apple, Inc. • Santa Clara (CA)

Presencial
USD 82.000 - 124.000
Restricted stock units
Relocation assistance
Education reimbursement
Gate-level SigEM/SEB/FIT CAD Engineer
Gate-level SigEM/SEB/FIT CAD Engineer

Apple • Sunnyvale (CA)

Presencial
USD 129.000 - 195.000
Stock options
Education reimbursement
Relocation assistance
+1
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple • San Diego (CA)

Presencial
USD 123.000 - 185.000