Staff Package Design Engineer

Renesas

Town of Texas (WI)

On-site

USD 120,000 - 180,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Renesas is seeking a Staff Package Design Engineer to join our Advanced Silicon Packaging team in the US (Austin, TX or Tempe, AZ). You will design and deliver high-performance semiconductor packages, including power modules, FCBGA, SiP, WLCSP, and multi-die architectures.

You will collaborate with silicon design, SI/PI, thermal, reliability, and manufacturing teams to optimize package layouts, ensure DRC/LVS compliance, and support production release through Gerber data and documentation.

Qualifications

  • 4+ years in package CAD layout, substrate design, or advanced package development; 6+ years preferred.
  • Strong background in power module packaging, FCBGA, SiP, WLCSP, and multi-die architectures.
  • Proficient with Cadence Allegro, Xpedition, or equivalent CAD platforms.
  • Experience applying OSAT/DFM/ DFA rules and manufacturing release standards.
  • Experience interfacing with Tier-1 OSATs, suppliers, foundries, and cross-functional teams.
  • Understanding of SI/PI fundamentals, high-speed routing, impedance control, and crosstalk mitigation.
  • Excellent communication, presentation, and documentation skills in global teams.

Responsibilities

  • Execute package layout design and development for advanced packages.
  • Develop and maintain package CAD databases for manufacturability and reliability.
  • Manage design cycle including schematic, netlist, footprints, layout, verification, and release outputs.
  • Create substrate and RDL layouts, bump maps, escape routing, and power/ground features.
  • Collaborate with SI/PI, thermal, reliability, and manufacturing teams for co-optimization.
  • Ensure designs comply with foundry, OSAT, and vendor design rules.
  • Support ECO cycles, revisions, and release documentation.

Skills

Package CAD layout
Substrate design
Advanced packaging
High-speed routing
Impedance control
Power/ground distribution
Cross-functional collaboration
Documentation skills

Education

Bachelor's or Master's in Electrical Engineering or related

Tools

Cadence Allegro Package Designer / SiP Layout
Siemens Xpedition Substrate Integrator

Job description

Staff Package Design Engineer

Job Description

In this role, you will work at the intersection of IC design, advanced package development, and system-level implementation. You will play a critical role in designing and delivering next-generation, high-performance semiconductor package solutions, including power modules, chiplet-based architectures, FCBGA, SiP, WLCSP, wire-bonded, QFP, and QFN packages supporting automotive SoCs, industrial IoT microcontrollers, and AI-enabled embedded computing platforms. This role requires strong technical depth in package layout execution, manufacturability, assembly process constraints, and cross-domain co-design with global silicon design, signal integrity/power integrity, thermal, reliability, and product engineering teams.


Key Responsibilities


  • Execute package layout design and development for advanced package technologies, including power modules, FCBGA, SiP, WLCSP, and multi-chip modules.

  • Develop and maintain package CAD databases, ensuring accuracy and adherence to package design guidelines, DFM, and DFA requirements to support manufacturability, yield, and long-term reliability.

  • Manage the package design cycle, including schematic creation, netlist import, footprint assignment, layout implementation, verification, and generation of manufacturing release outputs such as Gerber/drill data, fabrication drawings, assembly drawings, bump maps, and related documentation.

  • Create and modify substrate and RDL layouts, bump maps, escape routing, stack-up structures, and power/ground distribution features.

  • Collaborate with SI/PI, thermal, reliability, DFT, silicon design, product engineering, and manufacturing teams to support package-level co-optimization and participate in design reviews.

  • Ensure package designs comply with applicable foundry, OSAT, substrate vendor, and manufacturing design rules, including DRC, LVS, connectivity, and netlist verification requirements.

  • Support Engineering Change Order cycles, design updates, revision control, and release documentation throughout the project lifecycle.


Qualifications


  • 4+ years of hands-on experience in package CAD layout, substrate design, or advanced package development; 6+ years preferred.

  • Strong background in power module packaging, FCBGA, SiP, WLCSP, advanced substrate-based packages, and multi-die/chiplet-based package architectures.

  • High proficiency with industry-standard package design tools such as Cadence Allegro Package Designer / SiP Layout, Siemens Xpedition Substrate Integrator, or equivalent CAD platforms.

  • Proven experience applying advanced package design rules, substrate vendor constraints, OSAT assembly requirements, DFM/DFA principles, and manufacturing release standards.

  • Experience interfacing directly with Tier-1 OSATs, substrate suppliers, foundries, silicon design teams, and product engineering teams.

  • Working understanding of SI/PI fundamentals, high-speed routing, impedance control, power/ground distribution, and crosstalk mitigation.

  • Strong communication, presentation, and technical documentation skills, with demonstrated experience working effectively in global, cross-functional engineering environments.


Education


  • Bachelor's or Master's degree in Electrical Engineering, Microelectronics, Materials Science, or a related technical discipline.


Company Description

Renesas is a global leader in microcontrollers, analog, power, and SoC products, delivering semiconductor solutions that power billions of connected, intelligent devices. As the industry shifts toward heterogeneous integration, Renesas is expanding its advanced packaging capabilities and seeking a talented Staff Package Design Engineer to join our Advanced Silicon Packaging team located in our Austin, TX or Tempe, AZ offices. In this role, you will design and deliver next-generation, high-performance package solutions that support our world‑class product portfolio across automotive, industrial, infrastructure, and IoT applications.


Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier . With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.


At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.


We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.


Are you ready to join our team and shape the future with us?


Renesas Electronics is an equal opportunity a

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Package Design Engineer
Staff Package Design Engineer

Renesas • Tempe (AZ)

On-site
USD 120,000 - 170,000
Staff Package Design Engineer
Staff Package Design Engineer

Renesas • Arizona

On-site
USD 120,000 - 180,000
Senior Staff Package Design Engineer
Senior Staff Package Design Engineer

Renesas • Tempe (AZ)

On-site
USD 120,000 - 160,000
Competitive benefits
Principal Package Design Engineer
Principal Package Design Engineer

Renesas Electronics Corp. • Town of Texas (WI)

Hybrid
USD 140,000 - 210,000
Principal Package Design Engineer
Principal Package Design Engineer

Renesas Electronics Corp. • San Jose (CA)

Hybrid
USD 200,000 - 240,000
Principal Package Design Engineer
Principal Package Design Engineer

Renesas Electronics Corporation • Austin (TX)

On-site
USD 140,000 - 200,000
Principal Package Design Engineer
Principal Package Design Engineer

Renesas Electronics Corp. • Austin (TX)

Hybrid
USD 140,000 - 190,000
Senior Manager, Package Design Engineering
Senior Manager, Package Design Engineering

Renesas Electronics Corporation • Tempe (AZ)

On-site
USD 180,000 - 240,000
Senior Manager, Package Design Engineering
Senior Manager, Package Design Engineering

Renesas • Tempe (AZ)

On-site
USD 150,000 - 210,000
Senior Manager, Package Design Engineering
Senior Manager, Package Design Engineering

Renesas Electronics Corp. • Arizona

On-site
USD 140,000 - 200,000