Staff Engineer, Advanced Packaging Development - Design Enablement & Layout

Micron Technology, Inc.

Boise (ID)

On-site

USD 120,000 - 180,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision plans
Paid time off
Paid holidays

Job summary

Micron Technology, Inc. is seeking a Staff Engineer for Design Enablement and Layout in Advanced Packaging Technology Development.

The role involves coordinating cross-functional teams across geographies to develop and optimize design rules, requirements, design, and layout from early development through manufacturing. The position emphasizes strong DRC processes, data analysis, AI-enabled acceleration, and collaboration with Process Integration, Product Engineering, Design, and Advanced Mask

Qualifications

  • Bachelor’s/Master’s/PhD in Electrical Engineering, Microelectronics, Physics, or related field.
  • 5+ years in semiconductor industry (Process Integration, Yield, Design, etc.).
  • Proficiency in Python, R, or MATLAB; CAD-related data handling.

Responsibilities

  • Develop and refine Design Rules, Requirements, and Test Structures for advanced packaging.
  • Create layout and DBR test vehicle and product designs to support technology development.
  • Ensure robust Design Rule Checks (DRC) and manage deviations.

Skills

Python
EDA tools
Semiconductor processes
Data analysis

Education

Electrical Engineering (BS/MS/PhD)

Tools

Cadence Virtuoso
Calibre
Hspice

Job description

Job Description

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.


Micron is seeking a highly experienced Staff Engineer for Design Enablement and Layout in Advanced Packaging Technology Development. This role involves coordinating cross-functional engineering teams across geographies to develop and optimize design rules, requirements, design, and layout from early development through manufacturing!


Responsibilities


  • Develop and refine Design Rules, Requirements, and Test Structures for advanced packaging.

  • Create layout and DBR test vehicle and product designs to support technology development.

  • Ensure robust Design Rule Checks (DRC) and appropriate responses to deviations.

  • Analyze large datasets to extract meaningful insights and drive data-driven decision-making.

  • Leverage of artificial intelligence to reduce development time.

  • Manage structure evaluation to support development and quantify process margins.

  • Strategically partner with teams to resolve process issues related to layout and prioritize solutions.

  • Document and communicate complex problem resolutions and drive cross-node design rule alignment.

  • Maintain effective communication across Process Integration, Product Engineering, Design, and Advanced Mask teams.


Minimum Qualifications


  • BS/MS/PhD in Electrical Engineering, Microelectronics, Physics, or related field.

  • 5+ years of experience in semiconductor industry in areas such as Process Integration, Yield Enhancement, Product Engineering, Design, Test Structure Development, or Unit Process Development.

  • Strong understanding of semiconductor memory process flows and TSV based packaging.

  • Hands on experience and proficiency in EDA tools (Cadence Virtuoso Layout and Schematic Editor, Calibre, Hspice etc.)

  • Experience with Design Rule Characterization and validation on Silicon.

  • Proficiency in Python, R, or MATLAB, with experience supporting CAD-related activities, data post-processing, database/reticle data transfers, and a proven ability to troubleshoot complex technical issues while communicating effectively in high-pressure environments.


Additional Nice to have skills


  • Perform semiconductor design engineering assignments including engineering and designing chip layout circuits, circuit checking, documenting specifications, modifying and evaluating semiconductor devices and components.

  • Reviews product requirements and logic diagrams for device definition. Typically responsible for projects, or portions of projects, to design, fabricate, modify, and evaluate semiconductor devices and components.


Job Profile(s)

Semiconductor Design Engineer 4


Relocation Level

TBD


Before Getting Started

Please review Micron's Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs. Note in particular that:



  • Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence.

  • If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process.


Benefits

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc


Equal Opportunity Statement

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.


Assistance for Reasonable Accommodations

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3).

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Engineer, Advanced Packaging Development - Design Enablement & Layout
Engineer, Advanced Packaging Development - Design Enablement & Layout

Micron Technology, Inc. • Boise (ID)

On-site
USD 110,000 - 150,000
Staff Engineer, Advanced Packaging Development - Design Enablement & Layout
Staff Engineer, Advanced Packaging Development - Design Enablement & Layout

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 160,000
Staff Engineer, Advanced Packaging Development - Design Enablement & Layout
Staff Engineer, Advanced Packaging Development - Design Enablement & Layout

Micron • Boise (ID)

On-site
USD 140,000 - 180,000
Medical, Dental, Vision plans
Paid time off
Paid holidays
Engineer, Advanced Packaging Development - Design Enablement & Layout
Engineer, Advanced Packaging Development - Design Enablement & Layout

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 85,000 - 125,000
Medical benefits
Dental benefits
Vision benefits
+2
Layout/Mask Design Engineer
Layout/Mask Design Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 190,000
Medical, dental and vision plans
Paid time-off and holidays
Income protection and family leave
Staff Layout Designer
Staff Layout Designer

Micron Technology, Inc. • Richardson (TX)

On-site
USD 110,000 - 170,000
Senior Layout Designer
Senior Layout Designer

Micron Technology • Richardson (TX)

On-site
USD 85,000 - 120,000
Staff Digital Physical Implementation and Integration Engineer San Jose, California, United States of America Posted a day ago
Staff Digital Physical Implementation and Integration Engineer San Jose, California, United States of America Posted a day ago

Micron Technology, Inc • San Jose (CA)

Hybrid
USD 145,000 - 246,000
Medical, dental and vision plans
Paid time off
Paid holidays
+2
Senior Layout Designer
Senior Layout Designer

Micron • Richardson (TX)

On-site
USD 90,000 - 120,000
Staff Layout Designer - Pathfinding
Staff Layout Designer - Pathfinding

Micron Technology, Inc • Richardson (TX)

On-site
USD 130,000 - 180,000