Sr. Staff Hardware Engineer (Teradyne, San Jose, CA)

Teradyne

San Jose (CA)

On-site

USD 141,400 - 226,200

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental, vision insurance
Flexible Spending Accounts
Retirement savings plans
Paid vacation and holidays
Tuition assistance programs

Job summary

Teradyne is seeking a Sr. Staff Hardware Engineer in San Jose, CA, to lead hardware development of next-generation technologies. The role requires expertise in high-speed digital design, providing technical leadership, and mentoring engineering teams.

This position will involve working on complex systems, ensuring robust product quality, and collaborating with cross-functional teams. Candidates should have a Bachelor's or Master’s degree in Electrical Engineering and 8+ years of relevant experience.

The base salary range for this role is $141,400 - $226,200, along with a discretionary bonus based on performance.

Qualifications

  • 8+ years of experience in hardware, board design, and architecture.
  • Design lead for high-speed digital, custom analog design, power distribution.
  • Ability to mentor, guide, and influence internal engineering teams.

Responsibilities

  • Lead end-to-end hardware development from concept to customer release.
  • Influence system and board level architecture for hardware systems.
  • Provide technical leadership and mentorship to peers and junior engineers.

Skills

High-speed digital design
Analog design
FPGA-based systems
Signal integrity
Power integrity
Technical leadership
Cross-functional teamwork

Education

Bachelors or Masters in Electrical Engineering

Job description

Sr. Staff Hardware Engineer (Teradyne, San Jose, CA)

Location: San Jose, CA, US

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Opportunity Overview
  • You will join a group of dedicated, enthusiastic, and dynamic team players in the Memory Tester Business Unit designing IC testers for the DRAM and Flash memory market
  • Influence system and board level architecture for large-scale, multi-board hardware systems
  • Lead end-to-end hardware development, from concept through design, test, manufacture, and customer release
  • Lead complex high-speed digital, analog, power, FPGA, and ASIC-based designs
  • Provide technical leadership and mentorship to peers and junior engineers
  • Ensure robust product quality through high-speed design practices and strong understanding of signal integrity and power integrity concepts
  • Influence hardware architecture and technologies aligned to customer needs
  • Act as a technical escalation point to solve complex design and customer issues and perform root cause analysis for mission critical applications
  • Develop scalable, high-quality production hardware solutions through collaborative processes
  • Be a technical expert to senior leaders/management, customers, and partners
All About You
  • Bachelors or Masters in Electrical Engineering, or relevant field
  • 8+ years of experience in hardware, board design, and architecture with demonstrated ownership of complex systems from concept through production
  • Design lead for all aspects of board level circuitry, including high speed digital, custom analog design, power distribution, and FPGA-based systems, with knowledge of mechanical and thermal considerations
  • Expert level knowledge of high-speed interconnects (DDR, PCIe, USB, SerDes) and understanding of high-speed PCB design techniques including signal integrity (SI) and power integrity (PI) in multi-board systems
  • Ability to lead complex, cross-functional design efforts to deliver innovative hardware solutions
  • Experience leading technical innovation for development of future products
  • Strong communications skills and the ability to work with geographically dispersed multifunctional teams
  • Proven ability to mentor, guide, and influence internal engineering teams
  • Experience acting as a technical leader to senior leadership, customers, partners and suppliers on complex technical issues and applications
  • Strong analytical and presentation skills and collaborative approach to problem solving
  • Works independently and sets their own direction; can identify and propose solutions to design and technology challenges
Compensation

The base salary range for this role is $141,400 - $226,200. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan

This job is eligible for discretionary bonus(es) based on financial performance.

Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more.

Nearest Market

Major Market: San Jose

Secondary Market: Palo Alto

Job Segment: Hardware Engineer, Thermal Engineering, Manufacturing Engineer, Electrical Engineering, Engineer, Engineering

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Hardware Engineer (Teradyne, San Jose, CA)
Senior Hardware Engineer (Teradyne, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 111,000 - 179,000
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1
Hardware Engineering Manager (MEMORY TEST DIVISION, San Jose, CA)
Hardware Engineering Manager (MEMORY TEST DIVISION, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 167,000 - 267,000
Sr. Product Engineer (Memory Test Division, Teradyne, San Jose, CA)
Sr. Product Engineer (Memory Test Division, Teradyne, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 123,000 - 196,000
Health benefits
Tuition assistance programs
Retirement savings plans
Factory Applications Engineer (Memory Test, San Jose)
Factory Applications Engineer (Memory Test, San Jose)

Teradyne • San Jose (CA)

On-site
USD 171,000 - 273,000
Discretionary bonus
Health benefits
Senior Hardware Circuit Design Engineer (Memory Test, Teradyne, Tualatin, OR)
Senior Hardware Circuit Design Engineer (Memory Test, Teradyne, Tualatin, OR)

Teradyne • Tualatin (OR)

On-site
USD 141,000 - 226,000
Sr. Hardware Engineering Lead (Compute Test, Agoura Hills)
Sr. Hardware Engineering Lead (Compute Test, Agoura Hills)

Teradyne • Agoura Hills (CA)

On-site
USD 175,000 - 281,000
Mechanical Engineering Manager (Memory Test, San Jose, CA)
Mechanical Engineering Manager (Memory Test, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 160,000 - 256,000
Medical benefits
Retirement plans
Senior Mechanical Engineer (Memory Test, San Jose or Agoura Hills, CA)
Senior Mechanical Engineer (Memory Test, San Jose or Agoura Hills, CA)

Teradyne • San Jose (CA)

On-site
USD 122,000 - 214,000
Principal/Lead Hardware Engineer (Teradyne, North Reading, MA)
Principal/Lead Hardware Engineer (Teradyne, North Reading, MA)

Teradyne • Reading (MA)

On-site
USD 141,000 - 227,000
Health and well-being benefit programs
Retirement savings plans
Paid vacation & holidays
+1
Hardware Engineering Lead
Hardware Engineering Lead

Teradyne • Agoura Hills (CA)

On-site
USD 141,000 - 226,000
Medical, Dental, Vision
FSAs
Retirement savings
+3