Sr. Staff Engineer - Digital Design Verification

Ambiq-Micro,-Inc.

Austin (TX)

On-site

USD 140,000 - 210,000

Full time

25 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Ambiq Micro, Inc. in Austin, TX seeks a senior verification engineer to own and drive end-to-end SoC verification across block, sub-system, and full-chip levels for edge IoT products. You will craft verification plans, build reusable UVM testbenches, and lead constrained-random testing with robust coverage.

The role demands 8–12 years of hands-on experience, strong C/C++/SystemVerilog skills, and a track record of tape-outs. On-site position with collaboration across design and software teams.

Qualifications

  • BSEE or MSEE with 8–12 years hands-on digital design verification experience.
  • Proven track record of multiple tape-outs
  • Strong experience in block-level, sub-system, and full-chip SoC verification.
  • Ability to define and manage verification deliverables, milestones, and schedules.
  • Proactively identify verification risks and implement mitigation strategies.

Responsibilities

  • Own and execute end-to-end digital verification at block, sub-system, and full-chip (SoC) levels.
  • Develop detailed verification plans aligned with architecture and design specifications.
  • Perform SoC-level verification using full-chip simulation and regression environments.
  • Architect and implement scalable, reusable UVM-based testbenches using SystemVerilog.
  • Develop comprehensive test scenarios, stimulus, monitors, and checkers to achieve robust functional coverage.
  • Drive constrained-random and directed testing, including scoreboarding and self-checking mechanisms.
  • Develop and maintain C/C++ based verification libraries and tests for SoC-level validation.
  • Automate verification flows for regressions, coverage collection, and results reporting.
  • Define, track, and close functional and code coverage goals.
  • Utilize advanced debugging methodologies to isolate and resolve complex design and verification issues.

Skills

Digital verification
UVM testbenches
SystemVerilog
C/C++
SoC verification
Regression testing
Debugging
RTL development

Education

BSEE or MSEE

Tools

SoC verification tools

Job description

Austin, Texas, United States

Company Overview

Ambiqis on a mission to enable intelligence everywhere — powering the AI edge revolution with the world's lowest-power semiconductor solutions.

Built on our proprietary sub- and near-threshold technology, our chips deliver multi-fold improvements in energy efficiency without costly process scaling. Since 2010, we've shipped over 300 million units to customers building smarter wearables, medical devices, IoT products, and AI-powered edge applications.

Our cross-functional teams span design, research, development, production, marketing, sales, and operations across Austin, Hsinchu, Shanghai, Shenzhen, and Singapore. We move fast, tackle hard problems, and create space for people to grow through complex, meaningful work that shapes the future of technology.

We're looking for self-motivated, creative problem-solvers who are eager to push technological limits and make a real impact in energy efficiency.

At Ambiq, we live by five values:Innovate. Collaborate. Focus. Learn. Achieve.

If that's you, join us — the intelligence everywhere revolution starts here.

Responsibilities

You will be responsible for verifying complex digital designs, including Systems-on-Chip (SoCs) with multiple CPUs, digital signal processors, security hardware, interconnects, and peripheral logic supporting IoT and edge-compute applications.

The ideal candidate is a self-starter who takes full ownership of verification efforts and consistently delivers high‑quality, production‑ready silicon.

Key responsibilities include:

  • Own and execute end-to-end digital verification at block, sub-system, and full-chip (SoC) levels
  • Develop detailed verification plans aligned with architecture and design specifications
  • Perform SoC-level verification using full-chip simulation and regression environments
  • Architect and implement scalable, reusable UVM-based testbenches using SystemVerilog
  • Develop comprehensive test scenarios, stimulus, monitors, and checkers to achieve robust functional coverage
  • Drive constrained-random and directed testing, including scoreboarding and self-checking mechanisms
  • Develop and maintain C/C++ based verification libraries and tests for SoC-level validation
  • Automate verification flows for regressions, coverage collection, and results reporting
  • Define, track, and close functional and code coverage goals
  • Utilize advanced debugging methodologies to isolate and resolve complex design and verification issues
  • Perform root-cause analysis and collaborate closely with design teams to drive fixes
  • Ensure verification quality meets or exceeds project, schedule, and industry standards

Experience with edge-based AI inference workloads is a plus.

Requirements
  • BSEE or MSEE with 8–12 years of hands-on digital design verification experience
  • Proven track record of multiple tape-outs with silicon functioning to specification
  • Strong experience in block-level, sub-system, and full-chip SoC verification
  • Ability to define and manage verification deliverables, milestones, and schedules
  • Proactively identify verification risks and implement mitigation strategies
  • Experience working with complex SoCs integrating multiple 3rd-party IPs and VIPs
  • Strong collaboration skills to work effectively with design, architecture, and software teams
  • Excellent communication skills for reporting status, issues, and progress to stakeholders
Technical Skills
  • Functional and code coverage methodologies
  • Constrained-random verification and scoreboarding
  • SoC & Software-Based Verification:
    • C/C++ based verification in SoC environments (required)
    • Experience with processor-based systems (ARM and/or RISC‑V preferred)
  • ARM or RISC‑V processor-based SoCs
  • DMA, flow control, and standard serial interfaces
  • Scripting & Automation:
    • Python, Perl, Makefile
  • Low Power (Digital):
    • Experience verifying low-power digital architectures and features is highly desirable
Preferred Experience
  • Security IPs (Crypto, OTP)
  • DSP and compute-heavy digital subsystems
  • High-performance or low-power SoC architectures

Must be currently authorized to work in the United States for any employer.

Voluntary Self-Identification

For government reporting purposes, we ask candidates to respond to the below self-identification survey.Completion of the form is entirely voluntary. Whatever your decision, it will not be considered in the hiringprocess or thereafter. Any information that you do provide will be recorded and maintained in aconfidential file.

As set forth in Ambiq Micro, Inc.’s Equal Employment Opportunity policy,we do not discriminate on the basis of any protected group status under any applicable law.

If you believe you belong to any of the categories of protected veterans listed below, please indicate by making the appropriate selection.As a government contractor subject to the Vietnam Era Veterans Readjustment Assistance Act (VEVRAA), we request this information in order to measurethe effectiveness of the outreach and positive recruitment efforts we undertake pursuant to VEVRAA. Classification of protected categoriesis as follows:

  • A "disabled veteran" is one of the following: a veteran of the U.S. military, ground, naval or air service who is entitled to compensation (or who but for the receipt of military retired pay would be entitled to compensation) under laws administered by the Secretary of Veterans Affairs; or a person who was discharged or released from active duty because of a service-connected disability.
  • A "recently separated veteran" means any veteran during the three-year period beginning on the date of such veteran's discharge or release from active duty in the U.S. military, ground, naval, or air service.
  • An "active duty wartime or campaign badge veteran" means a veteran who served on active duty in the U.S. military, ground, naval or air service during a war, or in a campaign or expedition for which a campaign badge has been authorized under the laws administered by the Department of Defense.
  • An "Armed forces service medal veteran" means a veteran who, while serving on active duty in the U.S. military, ground, naval or air service, participated in a United States military operation for which an Armed Forces service medal was awarded pursuant to Executive Order 12985.
Voluntary Self-Identification of Disability

Form CC-305 Page 1 of 1 OMB Control Number 1250-0005 Expires 07/31/2029

Why are you being asked to complete this form?

We are a federal contractor or subcontractor. The law requires us to provide equal employment opportunity to qualified people with disabilities. We have a goal of having at least 7% of our workers as people with disabilities. The law says we must measure our progress towards this goal. To do this, we must ask applicants and employees if they have a disability or have ever had one. People can become disabled, so we need to ask this question at least every five years.

Completing this form is voluntary, and we hope that you will choose to do so. Your answer is confidential. No one who makes hiring decisions will see it. Your decision to complete the form and your answer will not harm you in any way. If you want to learn more about the law or this form, visit the U.S. Department of Labor’s Office of Federal Contract Compliance Programs (OFCCP) website at www.dol.gov/ofccp .

How do you know if you have a disability?

A disability is a condition that substantially limits one or more of your “major life activities.” If you have or have ever had such a condition, you are a person with a disability. Disabilities include, but are not limited to:

  • Alcohol or other substance use disorder (not currently using drugs illegally)
  • Autoimmune disorder, for example, lupus, fibromyalgia, rheumatoid arthritis, HIV/AIDS
  • Blind or low vision
  • Cancer (past or present)
  • Cardiovascular or heart disease
  • Celiac disease
  • Cerebral palsy
  • Deaf or serious difficulty hearing
  • Diabetes
  • Disfigurement, for example, disfigurement caused by burns, wounds, accidents, or congenital disorders
  • Epilepsy or other seizure disorder
  • Gastrointestinal disorders, for example, Crohn's Disease, irritable bowel syndrome
  • Intellectual or developmental disability
  • Mental health conditions, for example, depression, bipolar disorder, anxiety disorder, schizophrenia, PTSD
  • Missing limbs or partially missing limbs
  • Mobility impairment, benefiting from the use of a wheelchair, scooter, walker, leg brace(s) and/or other supports
  • Nervous system condition, for example, migraine headaches, Parkinson’s disease, multiple sclerosis (MS)
  • Neurodivergence, for example, attention‑deficit/hyperactivity disorder (ADHD), autism spectrum disorder, dyslexia, dyspraxia, other learning disabilities
  • Partial or complete paralysis (any cause)
  • Pulmonary or respiratory conditions, for example, tuberculosis, asthma, emphysema
  • Short stature (dwarfism)
  • Traumatic brain injury

PUBLIC BURDEN STATEMENT: According to the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless such collection displays a valid OMB control number. This survey should take about 5 minutes to complete.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Staff Engineer - Digital Design Verification New Austin, Texas, United States
Sr. Staff Engineer - Digital Design Verification New Austin, Texas, United States

Ambiq Micro, Inc. • Austin (TX), Northern (KY)

On-site
USD 140,000 - 210,000
Sr. Engineer - Analog Validation
Sr. Engineer - Analog Validation

Ambiq • Austin (TX), Northern (KY)

Hybrid
USD 120,000 - 180,000
Technical Lead - System Tests & Diagnostics Engineer
Technical Lead - System Tests & Diagnostics Engineer

Graphcore • Austin (TX)

On-site
USD 150,000 - 190,000
Medical, dental and vision coverage
Flexible Spending Accounts (FSAs)
Health Savings Accounts (HSAs)
+5
Electrical Engineer, Hardware Systems
Electrical Engineer, Hardware Systems

Etched • Cupertino (CA)

On-site
USD 190,000 - 230,000
Full medical, dental, and vision coverage
Housing subsidy of $2,000/month
Daily lunch and dinner
+1
Digital Design Engineer, Air Dominance and Strike
Digital Design Engineer, Air Dominance and Strike

Linuxconfig • Costa Mesa (CA), Northern (KY)

Hybrid
USD 146,000 - 194,000
IC Package Engineer
IC Package Engineer

Etched • Cupertino (CA)

On-site
USD 2,000 - 160,000
Full medical, dental, and vision packages
Housing subsidy of $2,000/month
Daily lunch and dinner in-office
+1
Staff / Sr. Staff HW Test Automation Engineer
Staff / Sr. Staff HW Test Automation Engineer

Lightmatter • Boston (MA)

Hybrid
USD 154,000 - 213,000
Retirement Savings Matching Program
Life Insurance
Generous Time Off
+5
Staff Engineering Operations Technical Program Manager
Staff Engineering Operations Technical Program Manager

Graphcore • Austin (TX)

On-site
USD 150,000 - 190,000
Medical, dental and vision coverage
FSAs & HSAs
Disability and life insurance
+4
Senior Design Verification Engineer
Senior Design Verification Engineer

HPR • Needham (MA)

On-site
USD 110,000 - 140,000
Senior FPGA/RTL Engineer – Wireless MIMO (Hybrid LA)
Senior FPGA/RTL Engineer – Wireless MIMO (Hybrid LA)

Silvus Technologies • Irvine (CA)

Hybrid
USD 125,000 - 195,000