Sr. Signal Integrity/Power Integrity Engineer

Advanced Micro Devices

Santa Clara (CA)

On-site

USD 140,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD Santa Clara, CA is seeking a Sr. Signal Integrity/Power Integrity Engineer to design, analyze, and validate high-speed channels and power-aware systems for next-generation devices.

This role involves modeling, simulation, and collaboration with silicon, PCB, and packaging teams to meet demanding SI/PI requirements. You will apply SI/PI methods, drive design choices from simulation to manufacturability, and stay at the forefront of high-speed design technologies within a fast-paced,

Qualifications

  • 10+ years of experience in high-speed signal integrity and power integrity engineering.
  • Strong background in PCB and package design for SI/PI.
  • Deep knowledge of high-speed interfaces (PCIe, Ethernet, DDR, etc.).
  • Proficiency in SI/PI simulation tools and data analysis.
  • Lab testing experience with TDR, VNA, and high-speed scopes.

Responsibilities

  • Model and simulate end-to-end high-speed channels including transceivers, PCB, and connectors.
  • Perform SI/PI analysis using industry-standard tools and methodologies.
  • Identify loss, reflection, and crosstalk; resolve issues to improve eye diagrams and BER.
  • Conduct COM analysis to validate channel health and IEEE compliance.
  • DOE sweeps to evaluate SI across process variations and routing changes.
  • Collaborate with cross-functional teams to drive product development and manufacturability.

Skills

High-speed SI/PI engineering
Cross-functional collaboration
Problem solving
PCB/package design knowledge

Education

Master's or PhD in Electrical Engineering

Tools

Keysight ADS
Cadence Sigrity
Ansys HFSS
MATLAB
Python

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Together, we advance your career.

THE ROLE:

As a Sr. Signal Integrity/Power Integrity Engineer in our Networking Technology & Solutions Group (NTSG), you will be responsible for ensuring that AMD’s next-generation products deliver industry-leading reliability, performance, and efficiency. This role involves designing, analyzing, modeling and validating complex systems with high-speed channels and high-power components.

THE PERSON:

In this role, you will closely collaborate with Silicon IP team, ASIC packaging team, PCB design team, System Architect and external partners/suppliers to meet the most demanding signal/power integrity requirements while ensuring manufacturability.

KEY RESPONSBILITIES:
  • Model and simulate the end-to-end high-speed channels including transceivers, IC package, PCB and cross-boards connectors/cables
  • Utilize industry-standard tools and methodologies to perform a variety of time/frequency domain signal integrity analysis (IBIS-AMI, SPICE, full-wave EM analysis, etc.)
  • Identify the link quality such as loss, reflection and crosstalk, and resolve the issues
  • Conduct channel-simulations to optimize Eye Diagram, Bit Error Rate (BER) and Signal-Noise-Ratio (SNR) for high-speed signaling across complex systems
  • Perform Channel Operation Margin (COM) analysis to validate the channel health for IEEE compliance
  • Excise Design of Experiments (DOE) sweeping to statistically evaluate the signal integrity qualities across process variations, like silicon corners, trace impedance, routing length, terminations, etc.
  • Interpret the simulation results to provide the design guidelines on board materials, stack-up, transmission line routings, component placement and layout optimization
  • Work on critical circuits (especially reference clocks and high-speed signals) to ensure signal integrity and power integrity
  • Drive PCB physical design, create PCB stack-up, generate PCB design rules, review PCB layout, identify the potential signal integrity and power integrity issues, and propose solutions
  • Support lab validation and debugging to correlate with the simulation data
  • Collaborate with cross-functional teams to drive product development while keeping projects on schedule and within scope.
  • Stay at the forefront of signal integrity and power integrity innovations and high-speed design technologies, ensuring that AMD continues to lead the industry
PREFERRED QUALIFICATIONS
  • 10+ years of experience in high-speed signal integrity and power integrity engineering fields
  • Strong background in PCB and package design for signal integrity and power integrity
  • Strong expertise in high-speed architecture, interconnects and PCB/package design
  • Deep knowledge of high-speed interfaces (PCIe, Ethernet, DDR, etc.)
  • Proficiency in SI/PI simulation tools (Keysight ADS, Cadence Sigrity, Ansys HFSS)
  • Familiarity with MATLAB or Python for data analysis and automation
  • Hands-on experience with lab testing tools (TDR, VNA, High-Speed Oscilloscopes, Spectrum Analyzer)
  • Excellent problem-solving and cross-functional collaboration skills
ACADEMIC CREDENTIALS:
  • Master or PhD’s degree in Electrical Engineering, Computer Engineering, or related fields
LOCATION:

Santa Clara, CA

This role is not eligible for visa sponsorship.

#LI-RF1




Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Signal Integrity/Power Integrity Engineer
Sr. Signal Integrity/Power Integrity Engineer

AMD • Santa Clara (CA)

On-site
USD 140,000 - 180,000
Benefits at a glance
High Speed SR Signal and Power Integrity Engineer
High Speed SR Signal and Power Integrity Engineer

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 100,000 - 140,000
AMD benefits at a glance
High Speed SR Signal and Power Integrity Engineer
High Speed SR Signal and Power Integrity Engineer

AMD • Santa Clara (CA)

On-site
USD 100,000 - 130,000
Senior Signal Integrity Engineer
Senior Signal Integrity Engineer

Advanced Micro Devices • United States

On-site
USD 120,000 - 180,000
AMD benefits at a glance
Senior Staff Signal Integrity Engineer
Senior Staff Signal Integrity Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 100,000 - 140,000
Competitive benefits
Senior Staff Signal Integrity Engineer
Senior Staff Signal Integrity Engineer

AMD • San Jose (CA)

On-site
USD 100,000 - 130,000
High Speed IO Analog Mixed Signal Architect/ Design Engineer
High Speed IO Analog Mixed Signal Architect/ Design Engineer

AMD • San Jose (CA)

Hybrid
USD 180,000 - 260,000
AMD Benefits
Hybrid Work
High Speed IO Analog Mixed Signal Design Engineer
High Speed IO Analog Mixed Signal Design Engineer

AMD • California (MO)

On-site
USD 140,000 - 210,000
Sr. Manager System Architect-FPGA
Sr. Manager System Architect-FPGA

AMD • San Jose (CA)

On-site
USD 180,000 - 260,000
High Speed IO Analog Mixed Signal Design Engineer
High Speed IO Analog Mixed Signal Design Engineer

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000