Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX; Austin (TX); On-site; USD 140,000 - 210,000; Full time

Job summary

SpaceX in Austin, TX seeks a Sr. IC Package Design Engineer (Silicon Engineering) to lead packaging for in‑house ASICs and RFICs for Starlink and space systems.

You will own package selection, SIP/BGA configurations, layout, and verification, collaborating with cross‑functional teams to optimize signal integrity, power delivery, and manufacturability. You will drive packaging methodology, perform SI/PI analyses, and support tapeout while applying Cadence tools and advanced substrates.

Qualifications

• Bachelor’s degree in electrical, computer engineering or physics.
• 5+ years of IC package design experience.
• Experience with Co-packaged Optics (CPO).
• Strong SI/PI fundamentals.
• Substrate design experience for RF, digital, high-speed and mixed signal die.
• Experience with Cadence APD+/SIP or similar design tools.
• Fluent in SI/PI and EM simulation tools such as SIWave, HFSS, ADS.
• Experience in package design for manufacturing reviews.
• Familiar with BGA package substrate technologies.
• Strong problem solving skills with strong engineering fundamentals.

Responsibilities

• Own and drive advanced package selection, new product BGA configuration and package structure
• Responsible for package/SIP layout, optimization, design verification and tapeout
• Interface and coordinate with cross‑functional groups throughout SpaceX on new product package selection, feasibility analysis and design
• Work cross‑functionally, understand trade‑offs, constraints, and optimizing silicon floor plan, bump and package pin out
• Simulate and optimize signal/power integrity and RF performance of the package design
• Drive methodology, innovations, and productivity improvements in package design

Skills

IC package design

Problem solving

Cross-functional collaboration

Signal integrity

RF design

Education

Bachelor's degree in electrical engineering, computer engineering, or physics

Tools

Cadence APD+/SIP

SIWave

HFSS

ADS

Package design tools

Job description

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. IC PACKAGE DESIGN ENGINEER (SILICON ENGINEERING)

At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best‑in‑class engineers to help maximize Starlink’s utility for communities and businesses around the globe.

We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world‑class cross‑disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation). In this role, you will be developing cutting‑edge next‑generation ASICs for deployment in space and ground infrastructures around the globe. These chips are enabling connectivity in places it has previously not been available, affordable or reliable. As an IC Package Design Engineer, you will be an integral part of the IC design team and lead packaging for custom in‑house ASICs and RFICs for digital beam formers and modems.

Responsibilities

• Own and drive advanced package selection, new product BGA configuration and package structure
• Responsible for package/SIP layout, optimization, design verification and tapeout
• Interface and coordinate with cross‑functional groups throughout SpaceX on new product package selection, feasibility analysis and design
• Work cross‑functionally, understand trade‑offs, constraints, and optimizing silicon floor plan, bump and package pin out
• Simulate and optimize signal/power integrity and RF performance of the package design
• Drive methodology, innovations, and productivity improvements in package design

Basic Qualifications

• Bachelor's degree in electrical engineering, computer engineering, or physics
• 5+ years of experience with IC package design

Preferred Skills And Experience

• Experience with Co‑packaged Optics (CPO)
• Thorough understanding of signal and power integrity fundamentals
• Substrate design experience for RF, digital, high‑speed and mixed signal die
• Experience with Cadence APD+/SIP or similar design tools
• Experience in package design electrical review, SI/PI analysis
• Fluent in SI/PI and EM simulation tools such as SIWave, HFSS, ADS
• Experience in package design for manufacturing reviews
• Familiar with BGA package substrate technologies
• Strong problem solving skills with strong engineering fundamentals

Additional Requirements

• Ability to work extended hours or weekends as needed to meet mission critical deadlines

Itar Requirements

• To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C.
• 1157, or (iv) Asylee under 8 U.S.C.
• 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here.

SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of SpaceX’s Aff… or applicants requiring reasonable accommodation to the application/interview process should reach out to [e-mail].