Sr Director, XSE Design Verification Engineering

Intel Corporation

Santa Clara (CA)

Hybrid

USD 256,000 - 361,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health benefits
Vacation

Job summary

Intel is seeking a Design Verification Engineering Manager in Santa Clara, CA, to lead a team responsible for Xeon SoC verification. You will deploy premier verification processes, collaborate with design, microarchitecture, and post-silicon validation teams, and drive high-quality delivery with rapid execution.

The role emphasizes leadership, security-aware verification, and a strong emphasis on scalable processes within Intel's DCG Xeon SoC group.

Qualifications

  • Proven experience in formal people management or leadership roles.
  • Knowledge of ASIC/SoC design and verification.
  • Familiarity with industry-standard protocols.

Responsibilities

  • Present verification status and quality of design to executives and propose solutions for critical issues.
  • Coordinate verification delivery and regression metrics with program leaders and security teams.
  • Enable teams with clear goals, accountability, and performance management to drive results.
  • Foster rapid execution while maintaining high quality and cross-functional collaboration.

Skills

Leadership
Communication
Industry knowledge

Education

Bachelor's/Master's/PhD in EE or CS

Tools

Hardware emulation platforms
AI/GPU tech exposure

Job description

Job Details

The Role and Impact As a Design Verification Engineering Manager, you will lead a dynamic team of design verification engineers responsible for Xeon SoC design verification. You will deploys and manage leading silicon design verification processes, procedures, verification tools, and technologies based on latest best industry practices. You will work with design, microarchitecture, and post-silicon validation teams to identify design bugs and improve overall microarchitecture. You will also bring a culture of rapid execution with high quality and simplify complicated process flows. This critical role ensures delivery excellence, directly contributing to Intel's broader success in creating innovative technology solutions.

Business Group

The Data Center Group (DCG) is at the forefront of Intel's mission to deliver advanced technologies that power cloud computing, enterprise, AI, and edge solutions. Within DCG, the DSE Xeon SoC Engineering organization specializes in developing cutting-edge SoC designs to drive next-generation data center performance. Joining this team means being part of a collaborative environment dedicated to shaping the future of data-driven innovation.

Key Responsibilities
  • Present status of Verification and quality of design to senior executives in clear and concise manner and present solutions when design hits critical issues.
  • Collaborates with program leaders on the verification delivery and regression metrics against milestone requirements. Understands security milestone expectations and works with SoC security validation teams to incorporate security-related testing through validation, hackathon reviews, and new validation techniques to improve security coverage. Executes security and security development lifecycle tasks per job role and schedule milestones.
  • Responsible for enabling teams to execute through clear goal setting, facilitating work, maintaining accountability, applying differentiated performance management, and driving team results.
  • Drives results by inspiring people, role modeling Intel values, developing the capabilities of others, and ensuring a productive work environment. Create future technical leaders who imbibe the rapid execution and can-do attitude.
Qualifications

Minimum Qualifications

  • Bachelor's, Master's, or PhD in Electrical Engineering, Computer Science, or a related field.
  • 12+ years of experience in ASIC/SoC design and verification with a Bachelor's degree, 8+ years with a Master's degree, or 6+ years with a PhD.
  • Comprehensive knowledge of industry-standard protocols.

Preferred Qualifications

  • Proven experience in formal people management or leadership roles, with 5-10+ years in managing technical teams.
  • Familiarity with AI and GPU technologies.
  • Experience with hardware emulation platforms.
  • Strong interpersonal and communication skills to effectively lead cross-functional teams and drive results.
Invitation

We invite you to bring your leadership, technical expertise, and passion for innovation to Intel, where you'll have the opportunity to make a meaningful impact on groundbreaking technologies.

Job Type & Location

Job Type: Experienced Hire

Shift: Shift 1 (United States of America)

Primary Location: US, California, Santa Clara

Additional Locations:

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range

Annual Salary Range for jobs which could be performed in the US: $256,050.00-361,480.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

Job posting details (such as work model, location or time type) are subject to change.

Additional Information

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Sr Director, XSE Design Verification Engineering Manager
Sr Director, XSE Design Verification Engineering Manager

100 Intel Corporation • Santa Clara (CA)

Hybrid
USD 256,000 - 361,000
SoC Design Verification Engineer
SoC Design Verification Engineer

Intel Corporation • Hillsboro (OR)

On-site
USD 106,000 - 149,000
SoC Design Verification Engineer
SoC Design Verification Engineer

Intel Corporation • Folsom (CA)

On-site
USD 106,000 - 149,000
Design Verification Engineer
Design Verification Engineer

Intel • Santa Clara (CA)

On-site
USD 106,000 - 149,000
Pre-Silicon Verification Engineer
Pre-Silicon Verification Engineer

Intel Corporation • Austin (TX)

Hybrid
USD 122,000 - 173,000
Hybrid work model
Stock bonuses
Competitive pay and benefits
Pre-Silicon Verification Engineer
Pre-Silicon Verification Engineer

Intel Corporation • Folsom (CA)

Hybrid
USD 122,000 - 173,000
Health benefits
Stock bonuses
Vacation
Design Verification Engineer
Design Verification Engineer

Intel Corporation • Santa Clara (CA)

On-site
USD 106,000 - 149,000
Senior Logic Design Engineer
Senior Logic Design Engineer

BlackCube Labs • Colorado

Hybrid
USD 164,470 - 232,190
Competitive pay
Stock bonuses
Health benefits
+2
Analog Circuit Designer (Contract)
Analog Circuit Designer (Contract)

150 Intel Americas, Inc. • Folsom (CA)

On-site
USD 52,000 - 200,000
Stock bonuses
Health benefits
Retirement plan
+1
Design Verification Graduate Intern 2027
Design Verification Graduate Intern 2027

Intel Corporation • Fort Collins (CO)

On-site
USD 106,000 - 107,000
Health benefits
Stock bonuses
Vacation