SOC Top Level Physical Design Engineer, Annapurna Labs

Amazon

Austin (TX)

On-site

USD 185,000 - 250,000

Full time

5 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Amazon Annapurna Labs in Austin, TX is seeking an ASIC Physical Design Engineer to drive full chip floorplanning, placement, and tapeout for our AWS accelerators. You will collaborate with front-end teams to understand RTL and push physical implementation early in the design cycle.

Responsibilities include defining and optimizing physical verification methodologies, performing DRC/LVS/PERC checks, debugging issues with layout and design teams, and interfacing with foundries.

Qualifications

  • BS with 10+ years or MS with 7+ years in EE/CS or related field
  • Experience scripting with Python, Perl, Bash or PowerShell
  • 5+ years in physical verification for advanced technology nodes
  • Design flow knowledge: backend physical design flows (FC/Innovus)
  • Strong communication and collaboration abilities
  • Proven track record of successful tape-outs

Responsibilities

  • Drive full chip floorplan, placement, integration, PV signoff and tapeout
  • Collaborate with FE team to understand RTL and drive physical aspects early in design cycle
  • Define, execute and optimize next-generation physical verification and integration methodologies using industry-standard EDA tools (FC, Calibre, IC Validator)
  • Perform DRC (Design Rule Checking), LVS (Layout vs. Schematic), PERC (Programmable Electrical Rule Check) verification
  • Debug and resolve physical verification issues in collaboration with layout and design teams
  • Interface with foundries for MT form, rule deck updates and violation waivers; Develop and maintain verification runsets and methodologies
  • Mentor junior engineers on physical verification methodologies and closure

Skills

Python scripting
Backend physical design

Education

BS with 10+ yrs or MS with 7+ yrs in EE/CS

Tools

Calibre
IC Validator
PVS

Job description

Description

Annapurna Labs designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.

Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, Trainium Systems (our custom designed machine learning inference and training datacenter servers). Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Physical Design Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs.

Key job responsibilities
  • Drive full chip floorplan, placement, integration, PV signoff and tapeout

  • Collaborate with FE team to understand RTL and drive physical aspects early in design cycle

  • Define, execute and optimize next-generation physical verification and integration methodologies using industry-standard EDA tools (FC, Calibre, IC Validator)

  • Perform DRC (Design Rule Checking), LVS (Layout vs. Schematic), PERC (Programmable Electrical Rule Check) verification

  • Debug and resolve physical verification issues in collaboration with layout and design teams

  • Interface with foundries for MT form, rule deck updates and violation waivers; Develop and maintain verification runsets and methodologies

  • Mentor junior engineers on physical verification methodologies and closure

Basic Qualifications
  • Experience scripting with Python, Perl, Bash or PowerShell

  • BS + 10yrs or MS + 7yrs in EE/CS, or related field

  • 5+ in physical verification for advanced technology nodes

  • Design Flow Knowledge: Understanding of backend physical design flows for chip-top/subsystems (FC/Innovus)

  • Expert knowledge of industry-standard physical verification tools (Calibre, IC Validator, PVS)

  • Strong understanding of semiconductor manufacturing processes and design rules

  • Proven track record of successful tape-outs

  • Strong communication and collaboration abilities

Preferred Qualifications
  • Experience in mentoring, leading, or managing more junior engineers

  • Experience with integration and verification in advanced nodes [5nm or below]

  • Knowledge of custom and digital design flows

  • Expertise with DFM (Design for Manufacturing) methodologies

  • Expertise in reliability verification (ESD, EM, IR drop)

  • Experience solving physical design challenges across various technologies such as DDR, PCIe, fabrics etc.

  • Experience in extraction of design parameters, QOR metrics, and analyzing trends

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits .

USA, CA, Cupertino - 213,000.00 - 287,500.00 USD annually

USA, TX, Austin - 185,200.00 - 250,000.00 USD annually

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SOC Top Level Physical Design Engineer, Annapurna Labs
SOC Top Level Physical Design Engineer, Annapurna Labs

Amazon Web Services (AWS) • Cupertino (CA)

On-site
USD 183,000 - 248,000
Sr. Physical Design Verification Engineer, Annapurna Labs
Sr. Physical Design Verification Engineer, Annapurna Labs

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 159,000 - 215,000
Sr. Physical Design Engineer, Annapurna Labs
Sr. Physical Design Engineer, Annapurna Labs

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 159,000 - 215,000
Physical Design Verification Manager, Annapurna Labs
Physical Design Verification Manager, Annapurna Labs

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 175,000 - 237,000
Sr. Manager, Physical Design Engineering, Annapurna Labs
Sr. Manager, Physical Design Engineering, Annapurna Labs

Amazon Web Services (AWS) • Cupertino (CA)

On-site
USD 240,000 - 324,000
Health insurance
401(k) matching
RSUs and paid time off
Sr. PD Methodology Engineer, Annapurna Labs - Cloud Scale Machine Learning
Sr. PD Methodology Engineer, Annapurna Labs - Cloud Scale Machine Learning

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 159,000 - 215,000
Sr. Manager, Physical Design Engineering, Annapurna Labs
Sr. Manager, Physical Design Engineering, Annapurna Labs

Amazon • Cupertino (CA)

On-site
USD 240,000 - 324,000
Health insurance
RSUs
401(k) matching
+1
Sr. Manager - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning (AWS)
Sr. Manager - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning (AWS)

Amazon • Cupertino (CA)

On-site
USD 240,000 - 324,000
Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning
Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning

Amazon Web Services (AWS) • Cupertino (CA)

On-site
USD 157,000 - 213,000
Health insurance
RSUs
401(k) matching
+2
Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning
Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 136,000 - 184,000
Health insurance
401(k) matching
Paid time off
+1