SOC Design Verification Engineer

Capgemini Engineering; Santa Clara (CA); On-site; USD 90,000 - 150,000; Full time

Job summary

Join a forward-thinking company as a SOC Design Verification Engineer in Santa Clara, where your expertise will drive the verification of cutting-edge systems. You will define and implement verification plans while collaborating with talented teams to enhance design quality. This role offers a unique opportunity to work on innovative projects in a dynamic environment, contributing to the development of advanced technologies that shape the future. If you are passionate about engineering and eager to make a significant impact, this position is perfect for you.

Benefits

Healthcare including dental and vision

401(k) and Employee Share Ownership Plan

Paid time off and paid holidays

Paid parental leave

Adoption assistance and surrogacy benefits

Subsidized child/elder care

Mentoring and coaching programs

Employee Resource Groups

Disaster Relief programs

Qualifications

• 8-10 years of hands-on experience in SystemVerilog/UVM methodology.
• Experience in ASIC development cycles with a track record of success.

Responsibilities

• Drive Design Verification to closure based on defined metrics.
• Collaborate with cross-functional teams to ensure design quality.

Skills

SoC Design Verification

SystemVerilog/UVM methodology

ARM processor based SOC

Debugging and root-cause analysis

EDA tools

Scripting (Python, TCL, Perl, Shell)

Education

Bachelor's degree in Computer Science or Computer Engineering

Tools

EDA tools

Git

Mercurial (Hg)

SV Assertions

Job description

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from Capgemini Engineering

Lead Executive - Talent Acquisition at Capgemini Engineering

Job Description:

We are looking for SOC Design Verification Engineer who can work 100% Onsite at Santa Clara CA. Candidate should be able to define and implement SoC verification plans, build verification test benches to enable sub-system/SoC level verification and develop functional tests based on verification test plan.

Key Responsibilities:

• Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve functional failures in the design, partnering with the Design team.
• Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality and develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry.

Required Skills

• Track record of 'first-pass success' in ASIC development cycles.
• Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
• Proficiency in ARM processor based SOC exp, Protocols – AMBA AHB AXI
• 8 to 10 years of hands-on experience in SystemVerilog/UVM methodology
• Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation.
• Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.

Preferred Qualifications

• Experience verifying GPU/CPU designs and experience in development of UVM based verification environments from scratch is nice to have.
• Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs and experience with revision control systems like Mercurial(Hg), Git or SVN.
• Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet.

Life at Capgemini

Capgemini supports all aspects of your well-being throughout the changing stages of your life and career. For eligible employees, we offer:

• Healthcare including dental, vision, mental health, and well-being programs
• Financial well-being programs such as 401(k) and Employee Share Ownership Plan
• Paid time off and paid holidays
• Paid parental leave
• Family building benefits like adoption assistance, surrogacy, and cryopreservation
• Social well-being benefits like subsidized back-up child/elder care and tutoring
• Mentoring, coaching and learning programs
• Employee Resource Groups
• Disaster Relief

About Capgemini Engineering

World leader in engineering and R&D services, Capgemini Engineering combines its broad industry knowledge and cutting-edge technologies in digital and software to support the convergence of the physical and digital worlds. Coupled with the capabilities of the rest of the Group, it helps clients to accelerate their journey towards Intelligent Industry. Capgemini Engineering has more than 55,000 engineer and scientist team members in over 30 countries across sectors including Aeronautics, Space, Defense, Naval, Automotive, Rail, Infrastructure & Transportation, Energy, Utilities & Chemicals, Life Sciences, Communications, Semiconductor & Electronics, Industrial & Consumer, Software & Internet.

Capgemini Engineering is an integral part of the Capgemini Group, a global leader in partnering with companies to transform and manage their business by harnessing the power of technology. The Group is guided every day by its purpose of unleashing human energy through technology for an inclusive and sustainable future. It is a responsible and diverse group of 340,000 team members in more than 50 countries. With its strong over 55-year heritage, Capgemini is trusted by its clients to unlock the value of technology to address the entire breadth of their business needs. It delivers end-to-end services and solutions leveraging strengths from strategy and design to engineering, all fueled by its market leading capabilities in AI, cloud and data, combined with its deep industry expertise and partner ecosystem. The Group reported 2023 global revenues of €22.5 billion.

Disclaimer

Capgemini is an Equal Opportunity Employer encouraging diversity in the workplace. All qualified applicants will receive consideration for employment without regard to race, national origin, gender identity/expression, age, religion, disability, sexual orientation, genetics, veteran status, marital status or any other characteristic protected by law.

This is a general description of the Duties, Responsibilities and Qualifications required for this position. Physical, mental, sensory or environmental demands may be referenced in an attempt to communicate the manner in which this position traditionally is performed. Whenever necessary to provide individuals with disabilities an equal employment opportunity, Capgemini will consider reasonable accommodations that might involve varying job requirements and/or changing the way this job is performed, provided that such accommodations do not pose an undue hardship.

Capgemini is committed to providing reasonable accommodations during our recruitment process. If you need assistance or accommodation, please reach out to your recruiting contact.