Silicon Validation Engineer

NVIDIA

Santa Clara (CA)

On-site

USD 136,000 - 219,000

Full time

33 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

NVIDIA Silicon Co-design Group is seeking a versatile engineer to join the HW ArchDev Methodology team.

SCG operates across the full product lifecycle—from early architecture definition through silicon bring-up to production—providing an end-to-end perspective on next-generation systems.

You will design validation strategies, build AI-assisted workflows, profile workloads, and drive silicon bring-up with scalable automation and telemetry across products and teams.

Qualifications

  • BS/MS in EE/CE (or equivalent experience).
  • 4+ years in silicon bring-up, ASIC validation, or system-level debug.
  • Grounding in PVT, timing (STA), signal integrity, power, and high-speed IO (PCIe, chip-to-chip).
  • Understanding of firmware/driver-hardware interaction.
  • Experience or curiosity around data-driven workflows, telemetry, and AI/LLM-assisted development.
  • Thrive in a collaborative environment.

Responsibilities

  • Design system-level validation strategies for complex architectures, corner cases, PVT, large-scale behavior, feature interactions
  • Build AI-assisted and data-driven validation workflows that improve coverage, debug turnaround, and efficiency
  • Profile real workloads: training, inference, HPC, video, and emerging applications
  • Deploy automation and telemetry pipelines that scale across products and teams
  • Drive silicon bring-up and root-cause debug with reusable, high-leverage methods

Skills

Silicon bring-up
ASIC validation
System-level debugging
PVT
Timing (STA)
Signal integrity
High-speed IO (PCIe)
Firmware/driver interaction
Data-driven validation
Telemetry workflows
AI/LLM-assisted development
Collaborative teamwork

Education

BS/MS in EE/CE

Job description

NVIDIA Silicon Co-design Group is seeking a versatile engineer to join the HW ArchDev Methodology team. SCG operates across the full product lifecycle—from early architecture definition through silicon bring-up to production—providing a unique end-to-end perspective on next-generation systems

What You’ll Be Doing
  • Design system-level validation strategies for complex architectures, corner cases, PVT, large-scale behavior, feature interactions
  • Build AI-assisted and data-driven validation workflows that improve coverage, debug turnaround, and efficiency
  • Profile real workloads: training, inference, HPC, video, and emerging applications
  • Deploy automation and telemetry pipelines that scale across products and teams
  • Drive silicon bring-up and root-cause debug with reusable, high-leverage methods
What We Need To See
  • BS/MS in EE/CE (or equivalent experience)
  • 4+ years in silicon bring-up, ASIC validation, or system-level debug
  • Grounding in PVT, timing (STA), signal integrity, power, and high-speed IO (PCIe, chip-to-chip)
  • Understanding of firmware/driver-hardware interaction
  • Experience or curiosity around data-driven workflows, telemetry, and AI/LLM-assisted development
  • Thrive in a collaborative environment.
Ways To Stand Out From The Crowd
  • You've applied AI/ML or LLMs to validation, debug automation, or workload analysis, not just mentioned it
  • You've built infrastructure others still use: pipelines, observability systems, debug tools
  • You have artifacts: postmortems, test methods, tools, papers, or dashboards that show how you think
  • You've driven cross-functional work across architecture, firmware, validation, and manufacturing

If you've ever looked at a validation process and redesigned it from first principles, we want to talk!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 17, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Silicon Validation Engineer
Silicon Validation Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 116,000 - 219,000
Senior Silicon Validation Engineer
Senior Silicon Validation Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits package
Highly competitive salaries
Post-Silicon Validation and Methodology Engineer
Post-Silicon Validation and Methodology Engineer

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 136,000 - 219,000
Equity
Benefits package
Hybrid work
Senior System Integration and Validation Engineer
Senior System Integration and Validation Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior Silicon Validation Engineer
Senior Silicon Validation Engineer

NVIDIA • California (MO)

On-site
USD 168,000 - 264,500
Comprehensive benefits package
Equity opportunities
Senior System Integration and Validation Engineer
Senior System Integration and Validation Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Senior DFT - Silicon Validation Engineer
Senior DFT - Silicon Validation Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits package
Post-Silicon Validation and Methodology Engineer
Post-Silicon Validation and Methodology Engineer

NVIDIA • United States

Hybrid
USD 136,000 - 219,000
Senior Hardware Validation Engineer
Senior Hardware Validation Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 258,750
Equity
Comprehensive benefits package
Senior Silicon Circuit Co-Design Engineer
Senior Silicon Circuit Co-Design Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits