Silicon Validation Engineer

NVIDIA

Santa Clara (CA)

Hybrid

USD 136,000 - 219,000

Full time

5 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Equity
Benefits

Job summary

NVIDIA is seeking a versatile engineer for the HW ArchDev Methodology team in Santa Clara. You will design validation strategies for complex architectures and build AI-assisted workflows to improve coverage and debugging efficiency.

Responsibilities include profiling workloads, deploying scalable telemetry, and driving silicon bring-up with reusable methods. A BS/MS in EE/CE and 2+ years in silicon bring-up or ASIC validation are required; collaboration is essential.

Qualifications

  • BS/MS in EE/CE (or equivalent experience).
  • 2+ years in silicon bring-up, ASIC validation, or system-level debug.
  • Grounding in PVT, timing (STA), signal integrity, power, and high-speed IO (PCIe, chip-to-chip).
  • Understanding of firmware/driver-hardware interaction.
  • Experience or curiosity around data-driven workflows, telemetry, and AI/LLM-assisted development.
  • Thrive in a collaborative environment.

Responsibilities

  • Design system-level validation strategies for complex architectures, corner cases, PVT, large-scale behavior, feature interactions
  • Build AI-assisted and data-driven validation workflows that improve coverage, debug turnaround, and efficiency
  • Profile real workloads: training, inference, HPC, video, and emerging applications
  • Deploy automation and telemetry pipelines that scale across products and teams
  • Drive silicon bring-up and root-cause debug with reusable, high-leverage methods

Skills

Silicon bring-up
PVT timing STA knowledge
Firmware/driver-hardware interaction
Data-driven workflows
AI/LLM-assisted development
Collaborative environment

Education

BS/MS in EE/CE (or equivalent experience)

Job description

NVIDIA Silicon Co-design Group is seeking a versatile engineer to join the HW ArchDev Methodology team. SCG operates across the full product lifecycle—from early architecture definition through silicon bring-up to production—providing a unique end-to-end perspective on next-generation systems

You define how validation is done. Not how it's been done, how it should be done, for chips that don't exist yet. NVIDIA's HW ArchDev Methodology team sits at a rare intersection: architecture, silicon bring-up, and production, all in one group. We build the validation strategies, automation frameworks, and telemetry systems that determine whether next-generation GPUs and AI accelerators ship on time and at quality. The problems are novel. The stakes are real.

What you’ll be doing:
  • Design system-level validation strategies for complex architectures, corner cases, PVT, large-scale behavior, feature interactions
  • Build AI-assisted and data-driven validation workflows that improve coverage, debug turnaround, and efficiency
  • Profile real workloads: training, inference, HPC, video, and emerging applications
  • Deploy automation and telemetry pipelines that scale across products and teams
  • Drive silicon bring-up and root-cause debug with reusable, high-leverage methods
What we need to see:
  • BS/MS in EE/CE (or equivalent experience)
  • 2+ years in silicon bring-up, ASIC validation, or system-level debug
  • Grounding in PVT, timing (STA), signal integrity, power, and high-speed IO (PCIe, chip-to-chip)
  • Understanding of firmware/driver-hardware interaction
  • Experience or curiosity around data-driven workflows, telemetry, and AI/LLM-assisted development
  • Thrive in a collaborative environment.
Ways to Stand Out from the crowd:
  • You’ve applied AI/ML or LLMs to validation, debug automation, or workload analysis, not just mentioned it
  • You’ve built infrastructure others still use: pipelines, observability systems, debug tools
  • You have artifacts: postmortems, test methods, tools, papers, or dashboards that show how you think
  • You’ve driven cross-functional work across architecture, firmware, validation, and manufacturing

If you've ever looked at a validation process and redesigned it from first principles, we want to talk!

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 14, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Silicon Validation Engineer
Silicon Validation Engineer

NVIDIA AI • Santa Clara (CA)

On-site
USD 116,000 - 218,000
Equity
Comprehensive benefits
Silicon Validation Engineer
Silicon Validation Engineer

NVIDIA Gruppe • Santa Clara (CA)

Hybrid
USD 116,000 - 219,000
Silicon Validation Engineer
Silicon Validation Engineer

Nvidia Corporation in • Santa Clara (CA)

Hybrid
USD 116,000 - 219,000
Equity
Benefits
Hybrid work
Senior Silicon Validation Engineer
Senior Silicon Validation Engineer

NVIDIA • California (MO)

On-site
USD 168,000 - 265,000
Comprehensive benefits package
Equity opportunities
Post-Silicon Validation and Methodology Engineer
Post-Silicon Validation and Methodology Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Competitive salaries
Generous benefits package
Equity opportunities
Senior Silicon Validation Engineer
Senior Silicon Validation Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Comprehensive benefits package
Highly competitive salaries
Senior System Integration and Validation Engineer
Senior System Integration and Validation Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Silicon Validation Engineer
Silicon Validation Engineer

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 116,000 - 219,000
Equity
Benefits
Senior System Integration and Validation Engineer
Senior System Integration and Validation Engineer

Nvidia Corporation in • Santa Clara (CA)

Hybrid
USD 168,000 - 311,000
Equity
Benefits
Senior Hardware Validation Engineer
Senior Hardware Validation Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 259,000
Equity
Comprehensive benefits package