Silicon Validation/Emulation Design Engineer

Apple Inc.

Sunnyvale (CA)

Hybrid

USD 185,000 - 325,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. is seeking a Silicon Validation/Emulation Design Engineer in Sunnyvale to develop and validate Wireless SoCs with custom hardware accelerators and ARM-based sub-systems.

You will build Palladium emulation environments, perform system-level and IP-level debug, and automate flows to boost efficiency and platform utilization. Collaboration with multi-disciplinary teams is essential for on-time program milestones.

Qualifications

  • BS and a minimum of 10 years relevant industry experience.
  • Proven experience with Palladium emulation platforms such as Cadence Palladium or equivalent.
  • Strong debugging skills with system-level and IP-level context.

Responsibilities

  • Own and maintain Palladium emulation build flows for SoC and subsystem-level models.
  • Drive debugging and triage of emulation model issues with RTL designers and verification engineers.
  • Support system-level hardware validation efforts and hardware integration.
  • Develop reusable debug methodologies and collateral to accelerate issue resolution.
  • Optimize emulation model performance through compile tuning and platform configuration.
  • Thoroughly document flows, debug procedures, and best practices.
  • Collaborate with cross-functional teams to define emulation requirements.

Skills

Cadence Palladium
System-level debug
RTL concepts
ARM-based subsystems
Automation scripts
CI/CD

Education

BS in Electrical Engineering or related field

Tools

Python
Tcl
Perl
Shell

Job description

As a Silicon Validation/Emulation Design Engineer, you will work in a team developing Wireless SoCs with custom hardware accelerators, as well as multiple ARM-based sub-systems. You will be a key contributor in our pre-silicon hardware validation efforts using Cadence Palladium emulation platforms, enabling early system integration and hardware validation. You will work closely with SoC architects, RTL designers, and verification engineers to ensure our designs are thoroughly validated before tape-out. You will help define the processes, methods, and tools for emulation environment development and debug of large complex SoCs. If you enjoy a fast-paced and ambitious environment, collaborating with people across different functional areas, and thriving during crisis times.

Description

In this role, you'll be responsible for the following:- Building and maintaining Palladium emulation environments, including compile flows, netlist preparation, memory modeling, and clock/reset configurations.- System-level debug and root cause analysis of complex hardware issues on the emulation platform.- IP-level debug and validation, working closely with IP owners to isolate and resolve design issues.- Development and implementation of automation aids, flows, and scripts to improve Palladium build efficiency, debug turnaround, and platform utilization.- Performance profiling and optimization of emulation models to maximize execution speed.- Collaboration with multi-disciplinary groups to make sure emulation deliverables are on schedule and support critical program milestones.

Responsibilities
  • Own and maintain Palladium emulation build flows for SoC and subsystem-level models.
  • Drive debug and triage of emulation model issues, working with RTL designers and verification engineers.
  • Support system-level hardware validation efforts and hardware integration.
  • Develop reusable debug methodologies and collateral to accelerate issue resolution.
  • Optimize emulation model performance through compile tuning, partitioning strategies, and platform configuration.
  • Thoroughly document flows, debug procedures, and best practices.
  • Collaborate with cross-functional teams to define emulation requirements and support prototype hardware validation.
Minimum Qualifications
  • BS and a minimum of 10 years relevant industry experience
Preferred Qualifications
  • Proven experience with Cadence Palladium (or equivalent emulation platforms such as Synopsys ZeBu), including build flows, compile optimization, and platform bring-up
  • Strong debugging skills with experience in system-level and IP-level debug on emulation platforms
  • Experience with emulation compile flows, including synthesis for emulation, memory compilation, clock modeling, and I/O abstraction
  • Proficiency in debug tools and methodologies (waveform analysis, signal probing, assertion-based debug, transactors)
  • Solid understanding of RTL design concepts, SoC architectures, ARM-based subsystems, and standard bus protocols (AXI, AHB, APB)
  • Experience developing and maintaining automation scripts (Python, Tcl, Perl, Shell) to streamline emulation workflows
  • Strong analytical and problem-solving skills with ability to debug complex system-level issues
  • Experience with Wireless SoC applications (Wi-Fi, Bluetooth, cellular) - strongly preferred
  • Excellent communication and collaboration skills to work effectively across functional teams
  • Experience with version control systems (Git, Perforce) and CI/CD integration for emulation flows

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace.

Learn about reasonable accommodations for job applicants.

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Emulation Verification Engineer
Emulation Verification Engineer

Apple Inc. • San Diego (CA), Northern (KY)

Hybrid
USD 123,000 - 214,000
Employee stock programs
Relocation assistance
Discretionary bonuses
+3
Emulation Verification Engineer
Emulation Verification Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 129,000 - 225,000
Apple Benefits
Relocation assistance
Employee stock programs
Emulation Verification Engineer
Emulation Verification Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+3
Emulation Verification Engineer
Emulation Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,700 - 324,800
Connectivity Systems Engineer
Connectivity Systems Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 185,000 - 325,000
Comprehensive medical and dental
Retirement benefits
Stock programs
+2
Silicon Validation/Emulation Design Engineer
Silicon Validation/Emulation Design Engineer

Socket.dev • Sunnyvale (CA)

On-site
USD 150,000 - 230,000
Emulation Verification Engineer
Emulation Verification Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 150,000
Silicon Validation Engineer
Silicon Validation Engineer

Apple Inc. • Waltham (MA)

On-site
USD 165,800 - 292,400
Medical and dental coverage
Employee stock programs
Digital Mixed-Signal Modeling Engineer
Digital Mixed-Signal Modeling Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 184,000 - 325,000
Medical coverage
Dental coverage
Retirement benefits
+2
Digital Mixed-Signal Modeling Engineer
Digital Mixed-Signal Modeling Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 185,000 - 325,000
Employee stock plan
RSU awards
Employee Stock Purchase Plan
+6