SerDes Design and Validation Engineer

Apple, Inc.

Beaverton (OR)

On-site

USD 180,000 - 240,000

Full time

8 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Apple Inc. seeks a SerDes Design and Validation Engineer to lead system validation of high-speed SerDes IP. You will design, integrate and validate analog and mixed-signal blocks, develop test plans, and work with production test teams to ensure silicon quality.

The role emphasizes collaboration across design and validation teams, driving robust IP from bring-up to production in a fast-paced environment. Applicants should have a BS and 10+ years of relevant experience, deep knowledge of SerDes

Qualifications

  • BS degree and 10+ years of relevant industry experience.

Responsibilities

  • Ownership of SerDes system bring-up, validation and debug in system environment.
  • Define DFT needs to enhance testability and silicon success.
  • Work with design teams to understand architecture and verify SerDes operation with higher level control logic.

Skills

Analog mixed-signal design
SerDes high-speed links
DFT for testability
Lab/production testing
AMS IP development
Scripting/automation
PCIe/USB/DP/MPHY
CDR architectures
CTLE/DFE
AI/ML for silicon

Education

Bachelor's degree (BS)

Job description

Apple is looking for a SerDes Design and Validation Engineer to Lead system validation of mixed-signal SerDes IP. In this highly visible role, you will contribute to the design, integration and validation of high-performance analog and mixed-signal circuits for SerDes PHY applications. This encompasses the design and optimization of critical building blocks such as receivers, transmitters, bias generators, high-speed clock generation and distribution networks targeting best-in-class power, performance, and area metrics. A key part of your design responsibilities will include the development of analog DFT circuits and techniques essential for comprehensive PHY validation. You will develop test plans, review and analyze data to guarantee a robust IP design. You will drive and work closely with production test (e.g. ATE, system validation) teams and debug complex design and system bring-up issues.At Apple, we strive every day to create products that enrich people’s lives — a mission that brings exciting challenges in SOC/PHY design! We’re looking for individuals with strong fundamentals and a proven track record to tackle complex technical problems. You are driven by curiosity, eager to learn new skills, and motivated to maximize the impact of your work. You see the big picture while diving deeply into details to innovate and solve problems. You thrive in collaborative, diverse teams, maintaining a positive spirit even when challenges arise. Above all, you care about making a difference in society and demonstrate leadership through meaningful contributions.We have an opportunity for a forward-thinking and especially hardworking system validation engineer with strong background in high-speed serial links. As a member of our dynamic team, you will have the rare and rewarding opportunity to work on upcoming products that will surprise and delight millions of Apple’s customers every day.And all of this while enjoying a great culture where you own your career.

Description

In this role, the key responsibilities are the following:Ownership of SerDes system bring-up, validation and debug. This will involve a SerDes bring up in system environment, verifying basic operations, analyzing robustness and margins in system.Work with design teams to understand the architecture and define DFT needs to help enhance testability and first-time silicon success.Be involved in mixed-signal verification tasks to better understand the SerDes operation and interaction with higher level control logic.

Minimum Qualifications
  • BS and a minimum of 10 years relevant industry experience.
Preferred Qualifications
  • The ideal candidate should have experience in high-speed serial links with expertise in the following:
  • Solid understanding and experience of designing analog mixed signal circuit blocks including Bandgap, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, Oscillators, Filters.
  • Solid understanding of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniques.
  • Solid understanding and experience with digitally assisted analog design concepts (e.g. background calibrations, LMS based adaptive loops).
  • Hands-on experience to drive lab and production testing, debug, and data analysis
  • Hands-on experience with AMS IC development from definition to high-volume production including layout supervision, bench evaluation, correlation, and characterization.
  • Skills in scripting and automation to enhance efficiency are highly desirable.
  • Experience in high-speed serial links, with knowledge of common high-speed SerDes protocols like PCIe, USB, DP, and MPHY.
  • Knowledge of Tx/Rx equalization techniques and circuits, including CTLE, DFE, and de-emphasis, as well as CDR architectures and implementations.
  • Knowledge of common high-speed SerDes protocols (e.g., PCIe, USB, DP, MPHY) is highly desired.
  • Exposure to firmware assisted mixed signal IP development is desirable.
  • Knowledge and inquisitiveness in AI/ML domains, and ability to apply the concepts for improved silicon performance, and also for productivity improvements in the design/validation of the IP

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong. Learn about accessibility in Apple’s workplace Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SerDes Design and Validation Engineer
SerDes Design and Validation Engineer

Apple Inc. • Austin (TX)

On-site
USD 140,000 - 190,000
SerDes Design and Validation Engineer
SerDes Design and Validation Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 140,000 - 190,000
SerDes Design and Validation Engineer
SerDes Design and Validation Engineer

Apple, Inc. • San Diego (CA)

On-site
USD 175,000 - 309,000
SerDes Design and Validation Engineer
SerDes Design and Validation Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 129,000 - 225,000
Stock options
Relocation assistance
Educational reimbursement
SerDes Design and Validation Engineer
SerDes Design and Validation Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 185,000 - 325,000
Comprehensive medical & dental
Retirement benefits
Discounted products & services
+4
SerDes Design and Validation Engineer
SerDes Design and Validation Engineer

Apple, Inc. • Jackson (TN)

On-site
USD 123,000 - 214,000
Stock programs
RSU awards
Employee stock purchase plan
+3
SerDes Circuit Design Engineer
SerDes Circuit Design Engineer

Apple, Inc. • Beaverton (OR)

On-site
USD 180,000 - 240,000
SerDes Circuit Design Engineer
SerDes Circuit Design Engineer

Apple, Inc. • Melbourne (FL)

On-site
USD 150,000 - 230,000
SerDes Circuit Design Engineer
SerDes Circuit Design Engineer

Apple, Inc. • Waltham (MA)

On-site
USD 116,000 - 203,000
Comprehensive medical and dental cover
Retirement benefits
Stock purchase program
+1
SerDes Circuit Design Engineer
SerDes Circuit Design Engineer

Apple, Inc. • Cupertino (CA)

On-site
USD 185,000 - 325,000